

### FEATURES AND BENEFITS

- · Accurate power monitoring for AC and DC applications
- UL 60950-1 (ed. 2) and UL 62368-1 (ed. 1) certified for reinforced isolation up to 517  $V_{RMS}$  in a single package
- Accurate measurements of active, reactive, and apparent power, as well as power factor
- Separate RMS and instantaneous measurements for both voltage and current channels
- Two programmable averaging blocks
- 0.85 mΩ primary conductor resistance for low power loss and high inrush current withstand capability
- · Compatible with floating and non-floating GND
- Dedicated voltage or current zero crossing pin
- Fast, user-programmable overcurrent fault pin (5 μs typ.)
- User-programmable undervoltage and overvoltage RMS thresholds
- 1 kHz bandwidth
- Current sensing range up to 90 A
- Options for I<sup>2</sup>C or SPI digital interface protocols

#### **PACKAGE**

16-pin SOICW (suffix MA)



Not to scale

#### DESCRIPTION

The Allegro ACS37800 power monitoring IC greatly simplifies the addition of power monitoring to many AC or DC powered systems. The sensor may be powered from the same supply as the system's MCU, eliminating the need for multiple power supplies. The device's construction includes a copper conduction path that generates a magnetic field proportional to applied current. The magnetic field is sensed differentially to reject errors introduced by common mode fields.

Allegro's Hall-effect-based, galvanically isolated current sensing technology achieves reinforced isolation ratings (4800  $V_{RMS}$ ) in a small PCB footprint. These features enable isolated current sensing without expensive Rogowski coils, oversized current transformers, isolated operational amplifiers, or the power loss of shunt resistors.


The ACS37800 power monitoring IC offers key power measurement parameters that can easily be accessed through its SPI or I<sup>2</sup>C digital protocol interfaces. Dedicated and configurable I/O pins for voltage/current zero crossing, undervoltage and overvoltage reporting, and fast overcurrent fault detection are available in I<sup>2</sup>C mode. User configuration of the IC is available through on-chip EEPROM.

The ACS37800 is provided in a small low-profile surface mount SOIC16 wide-body package, is lead (Pb) free, and is fully calibrated prior to shipment from the Allegro factory. Customer calibration can further increase accuracy in application.





CB Certificate Number: US-32210-M1-UL US-36315-UL




**Figure 1: Typical Application** 

# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

#### **SELECTION GUIDE**

Part Number	V <sub>CC(typ)</sub> (V)	I <sub>PR</sub> (A)	Communication Protocol	T <sub>A</sub> (°C)	Packing <sup>[1]</sup>			
ACS37800KMACTR-015B5-SPI	5	±15	SPI					
ACS37800KMACTR-030B3-SPI	3.3	±30	581	40.1.405	Tape and reel,			
ACS37800KMACTR-030B3-I2C	3.3	±30	l <sup>2</sup> C	-40 to 125	1000 pieces per reel, 3000 pieces per box			
ACS37800KMACTR-090B3-I2C	3.3	±90	120					

 $<sup>\</sup>ensuremath{^{[1]}}$  Contact Allegro for additional packing options.







# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

#### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>CC</sub>		6.5	V
Reverse Supply Voltage	V <sub>RCC</sub>		-0.5	V
Input Voltage	V <sub>INP</sub> , V <sub>INN</sub>		V <sub>CC</sub> + 0.5	V
Reverse Input Voltage	V <sub>RNP</sub> , V <sub>RNN</sub>		-0.5	V
Digital I/O Voltage	V <sub>DIO</sub>	CDI 120 and managed mumages 1/0	6	V
Reverse Digital I/O Voltage	V <sub>RDIO</sub>	SPI, I <sup>2</sup> C, and general purpose I/O	-0.5	V
Maximum Continuous Current	I <sub>CMAX</sub>	T <sub>A</sub> = 25°C	60	Α
Operating Ambient Temperature	T <sub>A</sub>	Range K	-40 to 125	°C
Junction Temperature	T <sub>J(max)</sub>		165	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C

#### **ISOLATION CHARACTERISTICS**

Characteristic	Symbol	Notes	Rating	Unit
Dielectric Strength Test Voltage	V <sub>ISO</sub>	Agency type-tested for 60 seconds per UL 60950-1 (edition 2) and UL 62368-1 (edition 1); Production tested at 3000 V <sub>RMS</sub> for 1 second, in accordance with UL 60950-1 (edition 2) and UL 62368-1 (edition 1)	4800	$V_{RMS}$
Working Voltage for Regio legistics	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Maximum approved working voltage for basic (single) isolation	1480	V <sub>PK</sub> or VDC
Working Voltage for Basic Isolation	V WVBI	according to UL 60950-1 (edition 2) and UL 62368-1 (edition 1)		$V_{RMS}$
Working Valtage for Deinfered legistics	V	Maximum approved working voltage for reinforced isolation	730	V <sub>PK</sub> or VDC
Working Voltage for Reinforced Isolation	V <sub>WVRI</sub>	according to UL 60950-1 (edition 2) and UL 62368-1 (edition 1)	517	V <sub>RMS</sub>
Clearance	D <sub>cl</sub>	Minimum distance through air from IP leads to signal leads	7.5	mm
Creepage	D <sub>cr</sub>	Minimum distance along package body from IP leads to signal leads	7.9	mm
Distance Through Insulation	DTI	Minimum internal distance through insulation	90	μm
Comparative Tracking Index	CTI	Material Group II	400 to 599	V

### **ESD RATINGS**

Characteristic	Symbol	Notes	Value	Unit
Human Body Model	$V_{HBM}$	Per JEDEC JS-001	±5	kV
Charged Device Model	V <sub>CDM</sub>	Per JEDEC JS-002	±1	kV

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions [1]		Units
Package Thermal Resistance (Junction to Ambient)	R <sub>θJA</sub>	Mounted on the Allegro ASEK37800 evaluation board with 750 mm <sup>2</sup> of 4 oz. copper on each side, connected to pins 1 and 2, and to pins 3 and 4, with thermal vias connecting the layers. Performance values include the power consumed by the PCB.	23	°C/W
Package Thermal Resistance (Junction to Lead)	R <sub>θJL</sub>	Mounted on the Allegro ACS37800 evaluation board.	5	°C/W

<sup>[1]</sup> Refer to the Thermal Performance section below.



#### **FUNCTIONAL BLOCK DIAGRAM** VCC **DIGITAL SYSTEM** Bandgap Reference Ó SDA / MISO Temperature I2C/SPI To All Temperature Compensation Sensor SCL / SCLK Subcircuits Communication Logic DIO 0/MOSI EEPROM + VINP Charge Pump ADC DIO\_1/CS VINN ADC Metrology IP+ Engine Fault Logic Hall Sensor Array **GND** IP-

Figure 2: Functional Block Diagram

#### PINOUT DIAGRAM AND TERMINAL LIST

#### 16 VINP IP+ 2 15 VINN 14 GND IP+ 3 13 VCC IP+ 4 IP-5 12 SDA / MISO 6 11 SCL / SCLK IP-7 10 DIO 0 / MOSI 9 DIO\_1 / CS

**Pinout Diagram** 

#### **Terminal List Table** Description Number Name I2C SPI 1, 2, 3, 4 IP+ Terminals for current being sensed; fused internally 5, 6, 7, 8 IP-Terminals for current being sensed; fused internally 9 DIO 1/CS Digital I/O 1 Chip Select (CS) Digital I/O 0 10 DIO\_0/MOSI MOSI 11 SCL/SCLK SCL **SCLK** SDA / MISO 12 SDA MISO 13 VCC Device power supply terminal 14 **GND** Device ground terminal 15 VINN Negative input voltage (always connect to GND) VINP 16 Positive input voltage



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### **Table of Contents**

Features and Benefits	1	Device EEPROM Settings	19
Description		Voltage Measurement	19
Package		Current Measurement	20
Typical Application		Configuring the Device for DC Applications	21
Selection Guide		Device EEPROM Settings	21
Absolute Maximum Ratings	3	Voltage Measurement	21
Isolation Characteristics	3	Current Measurement	
ESD Ratings	3	RMS and Power Accuracy vs. Operation Point	21
Thermal Characteristics	3	RMS and Power Output Error vs. Applied Input	21
Functional Block Diagram	4	15B5 IRMS and Power Error	22
Pinout Diagram and Terminal List		30B3 IRMS and Power Error	22
Electrical Characteristics		90B3 IRMS and Power Error	22
15B5 Performance Characteristics	8	Digital Communication	23
30B3 Performance Characteristics	9	Communication Interfaces	23
90B3 Performance Characteristics	10	SPI	23
I <sup>2</sup> C Operating Characteristics	11	Registers and EEPROM	23
SPI Operating Characteristics		EEPROM Error Checking and Correction (ECC)	25
Theory of Operation	13	I <sup>2</sup> C Slave Addressing	25
Introduction	13	EEPROM/Shadow Memory Map	26
Voltage and Current Measurements	13	Register Details – EEPROM	27
Overcurrent Measurement Path		Volatile Memory Map	32
Trim Methods	13	Register Details – Volatile	33
Power Calculations	14	Application Information	38
Operational Block Diagram	15	Thermal Rise vs. Primary Current	38
Configurable Settings		ASEK37800 Evaluation Board Layout	38
Configuring the DIO Pins (I2C Devices)		Recommended PCB Layout	39
Configuring the Device for AC Applications		Package Outline Drawing	40



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

 $\textbf{COMMON ELECTRICAL CHARACTERISTICS} \ {}^{[1]}\textbf{:} \ \ \text{Valid through the full range of T}_{A} \ \text{and V}_{CC} = V_{CC(typ)}\textbf{,} \ \text{unless otherwise specified}$ 

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
ELECTRICAL CHARACTERISTICS						•
0 1 1/1	.,	5 V variant	4.5	5	5.5	V
Supply Voltage	V <sub>CC</sub>	3.3 V variant	2.97	3.3	3.63	V
Supply Current	I <sub>CC</sub>	$V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ , no load on output pins	_	12	15	mA
Supply Bypass Capacitor	C <sub>BYPASS</sub>	V <sub>CC</sub> to GND recommended	0.1	_	_	μF
Power-On Time	t <sub>PO</sub>		_	90	_	μs
VOLTAGE INPUT BUFFER						•
Differential Input Range	ΔV <sub>INR</sub>	$\Delta V_{IN} = V_{INP} - V_{INN(GND)}$	-250	_	250	mV
Dynamic Input Frequency	f <sub>dyn_in</sub>	bypass_n_en = 0	35	_	300	Hz
VOLTAGE CHANNEL ADC	7 _					
Sample Frequency	f <sub>S V</sub>		_	32	_	kHz
Number of Bits	ADC <sub>V B</sub>		_	16	_	bits
ADC Fullscale	ADC <sub>V_FS</sub>	ΔV <sub>IN</sub> = ±250 mV, V <sub>INN</sub> = GND	-27500	_	27500	codes
Sensitivity	Sens <sub>(V)</sub>	$\Delta V_{INR(min)} < \Delta V_{IN} < \Delta V_{INR(max)}$	_	110	_	LSB / mV
Voltage Channel Power Supply Error	PSE <sub>V_O</sub>	Ratio of change on V <sub>CC</sub> to change in offset at DC, 100% ±10% V <sub>CC(typ)</sub>	-7	_	7	codes / %V <sub>CC</sub>
	PSE <sub>V_S</sub>	Ratio of change on V <sub>CC</sub> to change in sensitivity at DC, 100% ±10% V <sub>CC(typ)</sub>	-0.1	_	0.1	% / %V <sub>CC</sub>
Voltage Channel Power Supply Rejection	PSRR <sub>V_O</sub>	Ratio of change on V <sub>CC</sub> to change in offset, 10 Hz to 10 kHz, 10% V <sub>CC(pk-pk)</sub>	60	70	_	dB
Ratio	PSRR <sub>V_S</sub>	Ratio of change on V <sub>CC</sub> to change in sensitivity, 10 Hz to 10 kHz, 10% V <sub>CC(pk-pk)</sub>	60	75	_	dB
VOLTAGE CHANNEL						
Internal Bandwidth	BW		_	1	_	kHz
RMS Noise	N <sub>V</sub>	Input referred	_	±0.3	_	mV
Linearity Error	E <sub>LIN V</sub>		_	±0.2	_	%
CURRENT CHANNEL						•
Sample Frequency	f <sub>S_C</sub>		_	32	_	kHz
Number of Bits	ADC <sub>I B</sub>		_	16	_	bits
ADC Fullscale	ADC <sub>I_FS</sub>	$I_P = I_{PR(min)}$ or $I_{PR(max)}$	-27500	_	27500	codes
	PSE <sub>I_O</sub>	Ratio of change on V <sub>CC</sub> to change in offset at DC, 100% ±10% V <sub>CC(typ)</sub>	-60	_	60	codes / %V <sub>CC</sub>
Current Channel Power Supply Error	PSE <sub>I_S</sub>	Ratio of change on V <sub>CC</sub> to change in sensitivity at DC, 100% ±10% V <sub>CC(typ)</sub>	-0.3	_	0.3	% / %V <sub>CC</sub>
Current Channel Power Supply Rejection	PSRR <sub>I_O</sub>	Ratio of change on $V_{\rm CC}$ to change in offset, 10 Hz to 10 kHz, 10% $V_{\rm CC(pk-pk)}$	60	65	_	dB
Ratio	PSRR <sub>I_S</sub>	Ratio of change on V <sub>CC</sub> to change in sensitivity, 10 Hz to 10 kHz, 10% V <sub>CC(pk-pk)</sub>	20	40	_	dB
Internal Bandwidth	BW		-	1	-	kHz
Primary Conductor Resistance	R <sub>IP</sub>	T <sub>A</sub> = 25°C	_	0.85	_	mΩ

Continued on next page...



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

# **COMMON ELECTRICAL CHARACTERISTICS** [1] (continued): Valid through the full range of $T_A$ and $V_{CC} = V_{CC(typ)}$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
CURRENT CHANNEL (continued)			`			
RMS Noise	N <sub>I</sub>	Input referred	_	±0.1	_	А
Linearity Error	E <sub>LIN_I</sub>		_	±1.5	_	%
OVERCURRENT FAULT CHARACTERIS						
Fault Response Time	t <sub>RF</sub>	Time from I <sub>P</sub> rising above I <sub>FAULT</sub> until $V_{FAULT} < V_{FAULT(max)}$ for a current step from 0 to 1.2 × I <sub>FAULT</sub> ; 10 k $\Omega$ and 100 pF from DIO_1 to ground; fltdly = 0	-	5	-	μs
Internal Bandwidth	BW		_	200	-	kHz
Fault Hysteresis [2]	I <sub>HYST</sub>		_	0.06 × FS	-	А
Fault Range	I <sub>FAULT</sub>	Set using fault field in EEPROM	0.65 × FS	-	2.00 × FS	А
VOLTAGE ZERO CROSSING						
Voltage Zero-Crossing Delay	t <sub>d</sub>		_	250	_	μs
DIO PINS			1			
DIO Output High Level	V <sub>OH(DIO)</sub>	V <sub>CC</sub> = 3.3 V	3	_	-	V
DIO Output Low Level	V <sub>OL(DIO)</sub>	V <sub>CC</sub> = 3.3 V	-	-	0.3	V
DIO Input Voltage for Address Selection 0	$V_{ADD0}$	V <sub>CC</sub> = 3.3 V	_	0	_	V
DIO Input Voltage for Address Selection 1	V <sub>ADD1</sub>	V <sub>CC</sub> = 3.3 V	_	1.1	_	V
DIO Input Voltage for Address Selection 2	V <sub>ADD2</sub>	V <sub>CC</sub> = 3.3 V	_	2.2	_	V
DIO Input Voltage for Address Selection 3	V <sub>ADD3</sub>	V <sub>CC</sub> = 3.3 V	_	3.3	_	V

<sup>[1]</sup> Device may be operated at higher primary current levels (I<sub>P</sub>), ambient temperatures (T<sub>A</sub>), and internal leadframe temperatures, provided that the maximum junction temperature (T<sub>A</sub>, and internal leadframe temperatures, provided that the maximum junction



temperature (T<sub>J(max)</sub>) is not exceeded. [2] After I<sub>P</sub> goes above I<sub>FAULT</sub>, tripping the internal fault comparator, I<sub>P</sub> must go below I<sub>FAULT</sub> – I<sub>HYST</sub> before the internal fault comparator will reset.

# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

#### ACS37800KMAC-015B5 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range,

 $T_A = -40$ °C to 125°C,  $C_{BYPASS} = 0.1 \mu F$ , and  $V_{CC} = 5 V$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTICS	S					
Nominal Supply Voltage	V <sub>CC(typ)</sub>		-	5	_	V
NOMINAL PERFORMANCE - F		NT CHANNEL				
Current Sensing Range	I <sub>PR</sub>		-15	_	15	А
Sensitivity	Sens <sub>(I)</sub>	$I_{PR(min)} < I_{P} < I_{PR(max)}$	_	1833.3	_	LSB/A
NOMINAL PERFORMANCE - II	NPUT REFERREI	FACTORY POWER (POWER SEEN BY THE	DEVICE) [	2]		
Active Power Sensitivity	Sens <sub>Pd_act</sub>		_	6.15	_	LSB/mW
Imaginary Power Sensitivity	Sens <sub>Pd_img</sub>		_	12.31	-	LSB/mVAR
Apparent Power Sensitivity	Sens <sub>Pd_app</sub>		_	12.31	_	LSB/mVA
TOTAL OUTPUT ERROR COM	PONENTS [3] - CI	JRRENT CHANNEL				
Canaitivity Fran		Measured at I <sub>P</sub> = I <sub>PR(max)</sub> , T <sub>A</sub> = 25°C to 125°C	_	±1.1	_	%
Sensitivity Error	E <sub>SENS(I)</sub>	Measured at $I_P = I_{PR(max)}$ , $T_A = -40$ °C to 25°C	_	±1.5	_	%
Office to Finner		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	_	±720	_	LSB
Offset Error E <sub>O(I)</sub>	E <sub>O(I)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = -40°C to 25°C	_	±780	_	LSB
Takal Outrook Casa		Measured at I <sub>P</sub> = I <sub>PR(max)</sub> , T <sub>A</sub> = 25°C to 125°C	_	±2.1	_	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at $I_P = I_{PR(max)}$ , $T_A = -40$ °C to 25°C	_	±2.7	_	%
TOTAL OUTPUT ERROR COM	PONENTS [3] – VO	DLTAGE CHANNEL				
Considiuita Fanor		Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to $125^{\circ}C$	_	±1.2	_	%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±1.2	_	%
0"	_	$\Delta V_{IN} = 0$ mV, $T_A = 25^{\circ}$ C to 125°C	_	±55	_	LSB
Offset Error	E <sub>O(V)</sub>	$\Delta V_{IN} = 0 \text{ mV}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	_	±55	_	LSB
	_	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to $125^{\circ}C$	_	±1.4	_	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±1.4	_	%
ACCURACY PERFORMANCE -	- ACTIVE POWER	₹				
Total Output Fore	-	$I_P = I_{PR(max)}$ , measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to 125°C	_	±2.1	_	%
Total Output Error	E <sub>TOT(P)</sub>	$I_P = I_{PR(max)}$ , measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40^{\circ}\text{C}$ to 25°C	_	±3	_	%

<sup>[1]</sup> Typical values are mean ±3 sigma.



<sup>[2]</sup> These sensitivity characteristics are referred to the inputs seen by the device, i.e. the voltage channel resistor divider must be accounted to determine the system sensitivies.

 $<sup>^{[3]}</sup>$  E<sub>TOT</sub> = E<sub>SENS</sub> + 100 x V<sub>OE</sub>/(Sens x I<sub>P</sub>)

# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

#### ACS37800KMAC-030B3 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range,

 $T_A = -40$ °C to 125°C,  $C_{BYPASS} = 0.1 \mu F$ , and  $V_{CC} = 3.3 \text{ V}$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTICS	3					
Nominal Supply Voltage	V <sub>CC(typ)</sub>		-	3.3	_	V
NOMINAL PERFORMANCE - C		NEL				
Current Sensing Range	I <sub>PR</sub>		-30	-	30	Α
Sensitivity	Sens <sub>(I)</sub>	$I_{PR(min)} < I_{P} < I_{PR(max)}$	_	916.7	_	LSB/A
NOMINAL PERFORMANCE - IN	NPUT REFERRED	FACTORY POWER (POWER SEEN BY THE	DEVICE) [2	2]		
Active Power Sensitivity	Sens <sub>Pd act</sub>		_	3.08	_	LSB/mW
Imaginary Power Sensitivity	Sens <sub>Pd_img</sub>		_	6.15	_	LSB/mVAR
Apparent Power Sensitivity	Sens <sub>Pd app</sub>		_	6.15	_	LSB/mVA
TOTAL OUTPUT ERROR COMP	PONENTS [3] - CU	JRRENT CHANNEL				
Canalidi dha Funan		Measured at I <sub>P</sub> = I <sub>PR(max)</sub> , T <sub>A</sub> = 25°C to 125°C	_	±1	_	%
Sensitivity Error	E <sub>SENS(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR(max)</sub> , T <sub>A</sub> = -40°C to 25°C	_	±1.5	_	%
O#		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	_	±510	_	LSB
Offset Error	E <sub>O(I)</sub>	I <sub>P</sub> = 0 A, T <sub>A</sub> = -40°C to 25°C	_	±570	_	LSB
T. 10 1 15		Measured at $I_P = I_{PR(max)}$ , $T_A = 25^{\circ}C$ to 125°C	_	±2	_	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at $I_P = I_{PR(max)}$ , $T_A = -40^{\circ}C$ to 25°C	_	±2.7	_	%
TOTAL OUTPUT ERROR COMP	PONENTS [3] - VC	DLTAGE CHANNEL				
Consistivity From		Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to 125 $^{\circ}C$	_	±0.75	_	%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±0.75	_	%
Officet Error	Г	$\Delta V_{IN} = 0$ mV, $T_A = 25^{\circ}$ C to 125°C	_	±55	_	LSB
Offset Error	E <sub>O(V)</sub>	$\Delta V_{IN} = 0 \text{ mV}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	_	±55	_	LSB
Table Outside Foreign	_	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to 125 $^{\circ}C$	_	±1	-	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±1	_	%
ACCURACY PERFORMANCE -	- ACTIVE POWER	R	*		•	•
Takal Outhout Fance		$I_P = I_{PR(max)}$ , measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to 125°C	_	±2.1	-	%
Total Output Error	E <sub>TOT(P)</sub>	$I_P = I_{PR(max)}$ , measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±3	_	%

<sup>[1]</sup> Typical values are mean ±3 sigma.



<sup>[2]</sup> These sensitivity characteristics are referred to the inputs seen by the device, i.e. the voltage channel resistor divider must be accounted to determine the system sensitivies.

 $<sup>^{[3]}</sup>$  E<sub>TOT</sub> = E<sub>SENS</sub> + 100 x V<sub>OE</sub>/(Sens x I<sub>P</sub>)

# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

ACS37800KMAC-090B3 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range,

 $T_A$  = -40°C to 125°C,  $C_{BYPASS}$  = 0.1  $\mu F$ , and  $V_{CC}$  = 3.3 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTICS				,	,	
Nominal Supply Voltage	V <sub>CC(typ)</sub>		_	3.3	_	V
NOMINAL PERFORMANCE - CUR		NEL				•
Current Sensing Range	I <sub>PR</sub>		-90	_	90	А
Sensitivity	Sens <sub>(I)</sub>	$I_{PR(min)} < I_{P} < I_{PR(max)}$	_	305.6	_	LSB/A
NOMINAL PERFORMANCE - INPU	T REFERRE	FACTORY POWER (POWER SEEN BY THE I	DEVICE) [2]			
Active Power Sensitivity	Sens <sub>Pd_act</sub>		_	1.03	_	LSB/mW
Imaginary Power Sensitivity	Sens <sub>Pd_img</sub>		_	2.05	_	LSB/mVAR
Apparent Power Sensitivity	Sens <sub>Pd_app</sub>		_	2.05	_	LSB/mVA
TOTAL OUTPUT ERROR COMPON	IENTS [3] – CU	JRRENT CHANNEL				
Consists the Error	_	Measured at $I_P = I_{PR(max)}$ , $T_A = 25$ °C to 125°C	_	±1	_	%
Sensitivity Error	E <sub>SENS(I)</sub>	Measured at $I_P = I_{PR(max)}$ , $T_A = -40^{\circ}C$ to 25°C	_	±1.5	_	%
O#	_	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	_	±180	_	LSB
Offset Error	E <sub>O(I)</sub>	$I_P = 0 \text{ A}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	_	±210	_	LSB
Tabal Outrook France	_	Measured at I <sub>P</sub> = 45 A, T <sub>A</sub> = 25°C to 125°C	_	±2	_	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at I <sub>P</sub> = 45 A, T <sub>A</sub> = -40°C to 25°C	_	±2.6	_	%
TOTAL OUTPUT ERROR COMPON	IENTS [3] – VC	DLTAGE CHANNEL				
Consistivity France	_	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , T <sub>A</sub> = 25°C to 125°C	_	±0.75	-	%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±0.75	_	%
Officet France	Г	ΔV <sub>IN</sub> = 0 mV, T <sub>A</sub> = 25°C to 125°C	_	±55	_	LSB
Offset Error	E <sub>O(V)</sub>	$\Delta V_{IN}$ = 0 mV, $T_A$ = -40°C to 25°C	_	±55	_	LSB
Total Outside Faces	_	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = 25^{\circ}C$ to 125°C	_	±1	_	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at $\Delta V_{IN} = \Delta V_{INR(max)}$ , $T_A = -40$ °C to 25°C	_	±1	_	%
ACCURACY PERFORMANCE - AC	TIVE POWER	2	·		•	
Total Outroit Force	F	$I_P$ = 45 A, measured at $\Delta V_{IN}$ = $\Delta V_{INR(max)}$ , $T_A$ = 25°C to 125°C	_	±1.3	_	%
Total Output Error	E <sub>TOT(P)</sub>	$I_P$ = 45 A, measured at $\Delta V_{IN}$ = $\Delta V_{INR(max)}$ , $T_A$ = $-40^{\circ}$ C to 25°C	_	±2.1	-	%

<sup>[1]</sup> Typical values are mean ±3 sigma.



<sup>[2]</sup> These sensitivity characteristics are referred to the inputs seen by the device, i.e. the voltage channel resistor divider must be accounted to determine the system sensitivies.

 $<sup>^{[3]}</sup>$  E<sub>TOT</sub> = E<sub>SENS</sub> + 100 x V<sub>OE</sub>/(Sens x I<sub>P</sub>)

# **xKMACTR-I2C OPERATING CHARACTERISTICS** [1]: Valid through the full range of $T_A$ , $V_{CC} = V_{CC(typ)}$ , $R_{EXT} = 10 \text{ k}\Omega$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit						
I <sup>2</sup> C INTERFACE CHARACTERISTICS [ <sup>2</sup> ]												
Bus Free Time Between Stop and Start	t <sub>BUF</sub>		1.3	_	_	μs						
Hold Time Start Condition	t <sub>hdSTA</sub>		0.6	_	_	μs						
Setup Time for Repeated Start Condition	t <sub>suSTA</sub>		0.6	_	_	μs						
SCL Low Time	$t_{LOW}$		1.3	_	_	μs						
SCL High Time	t <sub>HIGH</sub>		0.6	_	_	μs						
Data Setup Time	t <sub>suDAT</sub>		100	_	_	μs						
Data Hold Time	t <sub>hdDAT</sub>		0	_	900	μs						
Setup Time for Stop Condition	t <sub>suSTO</sub>		0.6	_	-	μs						
Logic Input Low Level (SDA, SCL pins)	$V_{IL}$		_	_	30	%V <sub>CC</sub>						
Logic Input High Level (SDA, SCL pins)	$V_{IH}$		70	_	_	%V <sub>CC</sub>						
Logic Input Current	I <sub>IN</sub>	Input voltage on SDA or SCL = 0 V to $V_{CC}$	-1	_	1	μA						
Output Low Voltage (SDA)	$V_{OL}$	SDA sinking = 1.5 mA	_	_	0.36	V						
Clock Frequency (SCL pin)	f <sub>CLK</sub>		_	_	400	kHz						
Output Fall Time (SDA pin)	t <sub>f</sub>	$R_{EXT} = 2.4 \text{ k}\Omega, C_{B} = 100 \text{ pF}$	_	-	250	ns						
I <sup>2</sup> C Pull-Up Resistance	R <sub>EXT</sub>		2.4	10	_	kΩ						
Total Capacitive Load for Each of SDA and SCL Buses	C <sub>B</sub>		_	_	20	pF						

<sup>[1]</sup> Validated by characterization and design.

<sup>[2]</sup> These values are ratiometric to the supply voltage. I2C Interface Characteristics are ensured by design and not factory tested.




Figure 3: I<sup>2</sup>C Interface Timing



 $\textbf{xKMATR-SPI OPERATING CHARACTERISTICS} \ {}^{[1]}\text{: Valid through the full range of } T_A, \ V_{CC} = V_{CC(typ)}, \ unless otherwise specified$ 

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
SPI INTERFACE CHARACTERISTIC	S				·	
Divital Invest High Vallage	.,	MOSI, SCLK, CS pins, V <sub>CC</sub> = 3.3 V	2.8	_	3.63	V
Digital Input High Voltage	V <sub>IH</sub>	MOSI, SCLK, CS pins, V <sub>CC</sub> = 5 V	4	_	5.5	V
Digital Input Low Voltage	V <sub>IL</sub>	MOSI, SCLK, CS pins	_	_	0.5	V
CDI Output High Voltage	V	MISO pin, C <sub>L</sub> = 20 pF, T <sub>A</sub> = 25°C, V <sub>CC(typ)</sub> = 3.3 V	2.8	3.3	3.8	V
SPI Output High Voltage	V <sub>OH</sub>	MISO pin, C <sub>L</sub> = 20 pF, T <sub>A</sub> = 25°C, V <sub>CC(typ)</sub> = 5 V	4	5	5.5	V
SPI Output Low Voltage	V <sub>OL</sub>	MISO pin, C <sub>L</sub> = 20 pF, T <sub>A</sub> = 25°C	-	0.3	0.5	V
SPI Clock Frequency	f <sub>SCLK</sub>	MISO pin, C <sub>L</sub> = 20 pF	0.1	_	10	MHz
SPI Frame Rate	t <sub>SPI</sub>		5.8	_	588	kHz
Chip Select to First SCLK Edge	t <sub>CS</sub>	Time from CS going low to SCLK falling edge	50	-	_	ns
Data Output Valid Time	t <sub>DAV</sub>	Data output valid after SCLK falling edge	-	40	_	ns
MOSI Setup Time	t <sub>SU</sub>	Input setup time before SCLK rising edge	25	_	_	ns
MOSI Hold Time	t <sub>HD</sub>	Input hold time after SCLK rising edge	50	_	_	ns
SCLK to CS Hold Time	t <sub>CHD</sub>	Hold SCLK high time before CS rising edge	5	_	_	ns
Load Capacitance	C <sub>L</sub>	Loading on digital output (MISO) pin	_	_	20	pF

<sup>[1]</sup> Validated by characterization and design.




Figure 4: SPI Timing



#### THEORY OF OPERATION

### Introduction

The ACS37800 provides a simple solution for voltage, current, and power monitoring in 60 Hz AC and DC applications and is particularly well suited for high isolation. The voltage is measured by resistor dividing it down to fit the input range of the on-board voltage sense amplifier, as well as to add isolation. The current is measured using the integrated current loop and galvanically isolated Hall sensor. Both analog signals are then sampled using high accuracy ADCs before entering the digital system. Here, the metrology engine is used to determine frequency, calculate RMS values of current, voltage, and power, as well as provide a range of averaging and configuration options. One can choose to read out all the different information provided using SPI or I<sup>2</sup>C. When using I<sup>2</sup>C, there are also options for using some of the digital I/O pins for overcurrent or zero crossing detection. Overall, with a high degree of configurability and integrated features, the ACS37800 can fit most power monitoring applications. The following sections will help explain in more detail these features and configuration options, as well as how to best use the ACS37800 for particular applications.

## **Voltage and Current Measurements**

The main signal paths for the current and voltage measurement, through the ADCs and internal filtering, have a bandwidth of 1 kHz and an update rate of 32 kHz. These "instantaneous"

current and voltage measurements are stored in the *icodes* and *vcodes* fields. The instantaneous apparent power, which is the product of *icodes* and *vcodes*, is stored in the field *pinstant*.

#### **Overcurrent Measurement Path**

A separate filter on the current ADC is used to create a lower resolution but higher bandwidth sample rate measurement of the current to be used for overcurrent detection. This filter outputs a 12-bit word at a 1 MHz update rate and 200 kHz bandwidth. The overcurrent fault logic compares this auxiliary current value to the user-defined overcurrent fault threshold, defined by the field *fault*.

It is important to note that the trim for the main 16-bit current path is also applied to the overcurrent path, such that the overcurrent fault has the same level of accuracy as the main signal path.

#### **Trim Methods**

The trim logic for the voltage and current channels is depicted in Figure 5 and Figure 6. Refer to the Register Details section for more information regarding trim fields. In general, each channel, voltage and current, is trimmed for gain and offset both at room and over temperature. This trim is done before the *icodes* and *vcodes* registers. The user has the ability to trim the nominal room temperature value.





Figure 5: Voltage Channel Trim Flow



**Figure 6: Current Channel Trim Flow** 



#### **Power Calculations**

#### **VOLTAGE ZERO CROSSING**

The RMS and power calculations of the ACS37800 are calculated over a window of N samples. By default, this window is calculated dynamically based on the zero crossings of the voltage signal. A rising voltage zero crossing triggers the start of a new window. N then increases with each 32 kHz sample until the next rising voltage zero crossing, recording the current and voltage readings at each sample. This ends the calculation window, and all RMS and power calculations are performed on the saved data. During this time, the next calculation window is started.

Voltage zero crossings are detected with time-based hysteresis that removes the possibility of noise causing multiple zero crossings to be reported at each true zero crossing.

#### I<sub>RMS</sub> AND V<sub>RMS</sub>

The cycle-by-cycle calculation of the root mean square of both the current and voltage channels is:

$$I_{RMS} = \sqrt{\frac{\sum_{n=0}^{n=N-1} I_n^2}{N}} \qquad V_{RMS} = \sqrt{\frac{\sum_{n=0}^{n=N-1} V_n^2}{N}}$$

where  $I_n$  (*icodes*) and  $V_n$  (*vcodes*) are the instantaneous measurements of current and voltage, respectively.

#### APPARENT POWER

The magnitude of the complex power being measured; calculated at the end of each cycle is:

$$|S| = I_{RMS} \times V_{RMS}$$

#### **ACTIVE POWER**

The real component of power being measured, calculated cycle by cycle is:

$$P_{ACTIVE} = \frac{\sum_{n=0}^{n=N-1} P_n}{N} \qquad P_n = I_n \times V_n$$

#### **REACTIVE POWER**

The imaginary component of power being measured, calculated at the end of each cycle is:

$$Q = \sqrt{S^2 - P_{ACTIVE}^2}$$

#### **POWER FACTOR**

The magnitude of the ratio of the real power to apparent power, calculated at the end of each cycle is:

$$|PF| = \frac{P_{ACTIVE}}{|S|}$$

#### **LEADING OR LAGGING POWER FACTOR**

The current leading or lagging the voltage is communicated as a single bit, *posangle*. This bit represents the sign of the reactive power. The sign of the reactive power is determined by comparing the timing of the zero crossings of the current and voltage. As such, it is only meaningful in the case of a linear load.

The sign of the reactive power, *posangle*, along with the sign of the power factor, *pospf*, can be used to determine whether the load is inductive or capacitive, as well as whether power is being generated or consumed. This is shown in the four-quadrant figure below (refer to Figure 7).




Figure 7: Four Quadrant, Power Factor




Figure 8: Power Triangle



#### **OPERATIONAL BLOCK DIAGRAM**




Figure 9: Operational Block Diagram



# Configurable Settings PHASE DELAY

Phase delay may be introduced on either the voltage or current channel to account for known phase delay at other points in the system using the *ichan\_del\_en* and *chan\_del\_sel* fields. *ichan\_del\_en* determines if the voltage channel or current channel will be delayed. The chosen channel will be delayed by the configured amount in *chan\_del\_sel*, up to 5° of delay.

#### **AVERAGING CHANNEL**

The ACS37800 contains two averaging paths.  $V_{RMS}$ ,  $I_{RMS}$ , and  $P_{ACTIVE}$  can be routed to these average blocks as shown in Figure 9 using *iavgselen* and *pavgselen*.

#### AVERAGING TIME

Each averaging path on the ACS37800 consists of two averaging blocks that each allow for a configurable number of averages based on the EEPROM fields *rms avg 1* and *rms avg 2*.

The output of the first averaging block feeds into the input of the second averaging block. The output of each block is accessible for each channel.

# OVERVOLTAGE AND UNDERVOLTAGE DETECTION FOR VRMS

This device has programmable overvoltage and undervoltage RMS flags that will signal when the *vrms* is above or below the respective thresholds. The *vrms* is compared to the overvoltage and undervoltage RMS thresholds set by the fields *overvreg* and *undervreg* to determine a flag condition. The number of successive sample sets required to trigger either the overvoltage or undervoltage RMS flag can be set by the *vevent cycs* field.

The *ovrms* and *uvrms* flags can be routed to the DIO pins when the device is used in I<sup>2</sup>C mode. See Configuring the DIO Pins.

### OVERCURRENT DETECTION FOR INSTANTA-NEOUS CURRENT

The overcurrent fault threshold may be set from  $0.65 \times I_{PR}$  to  $2.0 \times I_{PR}$ . The user sets the trip point with the field *fault*. The user can add a digital delay to the overcurrent fault with the field *flt dly*. Up to 32  $\mu$ s delay can be added to the overcurrent fault.

# BYPASSING THE DYNAMIC FRAMING OF THE RMS CALCULATION WINDOW


By default, the ACS37800 dynamically calculates the value of N to be used in the RMS and power calculations based on the zero crossings on the voltage channel. This functionality can be disabled using the *bypass n en* field.

When  $bypass\_n\_en = 1$ , it is important to define the number of samples used to calculate RMS. This can be done in the field n. The field n is the number of 32 kHz samples that are used to calculate the RMS. The minimum effective n that is used when calculating RMS is 4. If a value of less than 4 is chosen for n, then 4 is internally used. The first useable RMS calculation on start up with bypass n en = 1 is after 2 × n samples.


# Configuring the DIO Pins (I2C Devices) FLAGS TO BE ROUTED TO THE DIO PINS

When the device is configured to be in  $I^2C$  mode ( $comm\_sel$  in EEPROM = 1), pins 9 and 10 become digital I/O pins, DIO\_1 and DIO\_0, respectively. The digital I/O pins are low true, meaning that a voltage below the DIO Output Low Level maximum ( $V_{OL(DIO)max}$ ) is to be interpreted as logic 1 and a voltage above DIO Output High Level minimum ( $V_{OH(DIO)min}$ ) is to be interpreted as a logic 0. The Digital I/O pins can be configured in EEPROM to represent the following functions:

DIO_O							
dio_0_sel value (EEPROM)	Function						
0	ZC: zero crossing						
1	ovrms: the VRMS overvoltage flag						
2	uvrms: The VRMS undervoltage flag						
3	The OR of ovrms and uvrms (if either flag is triggered, the DIO_0 pin will be asserted)						



DIO_1							
dio_1_sel value (EEPROM)	Function						
0	OCF: Overcurrent fault						
1	uvrms: The VRMS undervoltage flag						
2	ovrms: The VRMS overvoltage flag						
3	The OR of ovrms and uvrms, and OCF_LAT [Latched Overcurrent Fault] (if any of the three flags are triggered, the DIO_1 pin will be asserted)						





#### ZERO CROSSING OUTPUT CONFIGURATIONS

The dynamic calculation of N for the RMS and power calculations uses exclusively the voltage zero crossing, but both current and voltage zero crossing can be flagged and reported on the DIO pins.

#### Voltage Zero Crossing (VZC)

The voltage zero crossing has two basic modes of operation, pulse mode and square wave mode.

#### Pulse Mode - VZC

In pulse mode, a voltage zero crossing is reported as a short pulse. There are three available configurations to customize the voltage zero crossing pulse mode operation: rising or falling edge selection, every edge selection, and pulse width.

### Rising Edge or Falling Edge Aligned Pulse

The EEPROM field *zerocrossedgesel* is used to select whether the zero crossing output pulses are aligned to the rising zero crossing of the voltage channel or the falling zero crossing of the voltage channel.




Figure 10: zerocrossedgesel = 0, Falling Zero Crossing




Figure 11: zerocrossedgesel = 1, Rising Zero Crossing

#### Pulse Every Edge

The EEPROM field *halfcycle\_en* is used to output a pulse at every zero crossing.




Figure 12: halfcycle\_en = 1, Both Rising and Falling
Zero Crossings Signaled

#### Pulse Width Selection

The EEPROM field *delaycnt\_sel* is used to select the width of the voltage zero crossing pulse.

Table 1: delaycnt\_sel

Range	Value	Units		
0	32	μs		
1	256	μs		



#### **Square Wave Mode**

Square wave mode can be configured using the EEPROM field *squarewave\_en*. In square wave mode, a voltage zero crossing is reported as a square wave that changes state on each reported zero crossing. The *zerocrossedgesel* EEPROM field can be used to align the low to high transition of the flag with either the rising voltage zero crossing or the falling voltage zero crossing.




Figure 13: zerocrossedgesel = 0, Square Wave Mode




Figure 14: zerocrossedgesel = 1, Square Wave Mode

#### **Current Zero Crossing (CZC)**

The current zero crossing function can be enabled using the EEPROM field *zerocrosschansel*. When the zero crossing flag is configured to flag zero crossings of the current path, this has no effect on the RMS and power calculations; the voltage zero crossing is still used for these calculations.

The current zero crossing has just one basic mode of operation: pulse mode.

#### Pulse Mode - CZC

In pulse mode, a current zero crossing is reported as a short pulse. There are three available configurations to customize the current zero crossing pulse mode operation: rising or falling edge selection, every edge selection, and pulse width.

### Rising Edge or Falling Edge Aligned Pulse

The EEPROM field *zerocrossedgesel* is used to select whether the zero crossing output pulses are aligned to the rising zero crossing of the current channel or the falling zero crossing of the current channel.




Figure 15: zerocrossedgesel = 0, Falling Zero Crossing




Figure 16: zerocrossedgesel = 1, Rising Zero crossing



### Pulse Every Edge

The EEPROM field *halfcycle\_en* is used to output a pulse at every zero crossing.




Figure 17: halfcycle\_en = 1, Both Rising and Falling
Zero Crossings Signaled

#### CONFIGURING THE DEVICE FOR AC APPLICATIONS

## **Device EEPROM Settings**

For AC power monitoring applications using the ACS37800, the following device settings are recommended:

#### DYNAMIC CALCULATION OF N

Set  $bypass_n_en = 0$  (default). This setting enables the device to dynamically calculate N based off the voltage zero crossings. See the Register Details – EEPROM section for additional details.

## **Voltage Measurement**

#### RECOMMENDED APPLICATION CIRCUITS

An important aspect to consider when designing in the ACS37800 into AC applications is the design of the voltage measurement path. Typically, a resistor divider network is employed to provide both isolation and transform the high voltage signal into the  $\pm 250$  mV signal that the ACS37800 can measure.

There are two basic application circuits recommended based on the isolation requirements of the system. The first, see Figure 18, is to be used when the ACS37800 GND and the neutral terminal of the voltage input are connected.  $R_{\rm ISO1}$ ,  $R_{\rm ISO2}$ , and  $R_{\rm SENSE}$ 

form a resistor divider network where,

$$V_{IN} = V_{LINE} * \frac{R_{SENSE}}{R_{ISO1} + R_{ISO2} + R_{SENSE}}$$

 $R_{\rm ISO1}$  and  $R_{\rm ISO2}$  should be equal. A value of 1 M $\Omega$  is appropriate for many applications, but ultimately, the resistance value used needs to comply with the required isolation of the system.




Figure 18: Voltage Channel Application Circuit; Device GND is Connected to Neutral

Another application circuit recommendation for the voltage channel is shown in Figure 19. This is to be used in systems where the ACS37800 GND and the neutral terminal of the voltage input are to be isolated. Here,  $R_{\rm ISO3}$  and  $R_{\rm ISO4}$  are added to the resistor divider network.

$$V_{IN} = V_{LINE} * \frac{R_{SENSE}}{R_{ISO1} + R_{ISO2} + R_{ISO3} + R_{ISO4} + R_{SENSE}}$$

 $R_{\rm ISO1},\,R_{\rm ISO2},\,R_{\rm ISO3},$  and  $R_{\rm ISO4}$  should be equal and their value is determined by the isolation requirements of the system. A value of 1  $M\Omega$  is appropriate for many applications, but ultimately, the resistance value used needs to comply with the required isolation of the system.




Figure 19: Voltage Channel Application; Device GND is Isolated from Neutral

To determine the value of  $R_{\rm SENSE}$  required for a particular application using either of the recommended circuits, the following equation can be used:

$$R_{SENSE} = \frac{\Delta V_{INR(MAX)}}{V_{LINE(MAX)} - \Delta V_{INR(MAX)}} * R_{ISO}$$

Where  $\Delta V_{INR(MAX)}$  = 250 mV,  $V_{LINE(MAX)}$  is the maximum  $V_{LINE}$  voltage to be measured, and  $R_{ISO}$  is the sum of all of the isolation resistors.

If using the overvoltage detection functionality of the ACS37800, this should be considering when determining the maximum  $V_{LINE}$  voltage to be measured. For example, in an application when the nominal  $V_{LINE}$  is equal to 120  $V_{RMS}$  and a 50% over-voltage detection is required,  $V_{LINE(MAX)}$  is:

$$120 \text{ V}_{\text{RMS}} \times \sqrt{2} \times 1.5 = 255 \text{ V},$$

where the  $\sqrt{2}$  is used to approximate the peak voltage assuming a sinusoidal input.

Additionally, the tolerance of the all resistors should be considered when determining  $R_{\rm SENSE}$ . The minimum tolerance of the isolation resistors should be used along with the maximum tolerance of  $R_{\rm SENSE}$ .

If the  $R_{\rm SENSE}$  is not sized appropriately, this can lead to the voltage input to the ACS38700 exceeding the maximum input range, which can cause the instantaneous voltage measurement to saturate. This can lead to errors in the RMS calculations as shown in Figure 20.




Figure 20: Output Saturation

#### **Current Measurement**

For the current path, there are two current ranges to consider: the range of RMS current to be measured and the range required for overcurrent fault detection.

When considering the range of RMS current to be measured, the Current Sensing Range ( $l_{PR}$ ) is not to be exceeded. This can lead to saturation, as shown in Figure 20, and lead to error in the RMS calculations.

The overcurrent fault detection can exceed  $I_{PR}$  and is defined as Fault Range Max,  $I_{FAULT(MAX)}$ . Once the current exceeds  $I_{PR}$ , the RMS calculations will no longer be accurate.



# CONFIGURING THE DEVICE FOR DC APPLICATIONS OR FOR APPLICATIONS WITH NO VOLTAGE ZERO CROSSING

The follow recommendations are provided for DC applications, as well as any other applications where there is no voltage zero crossing. Possible applications include current sensing only, sensing of a rectified voltage signal, or applications where the nominal frequency on the voltage channel is greater than 300 Hz.

### **Device EEPROM Settings**

For DC power monitoring applications using the ACS37800 or applications only using the current measurement capability of the ACS37800, the following device settings are recommended.

### **FIXED SETTING OF N**

Set  $bypass\_n\_en = 1$ . This setting disables the dynamic calculation of n based off voltage zero crossings and sets n to a fixed

value, which is set using EERPOM field *n*. See the Register Details – EEPROM section for additional details.

### **Voltage Measurement**

#### RECOMMENDED APPLICATION CIRCUITS

The recommended application circuit for the voltage channel in DC operation is the same as the AC application circuit where Device GND is connected to Neutral (refer to Figure 18).

#### **Current Measurement**

The same considerations for AC applications can be used for the current path for DC applications.

#### RMS AND POWER ACCURACY VS. OPERATION POINT

# RMS and Power Output Error vs. Applied Input

When using the ACS37800 to measure for RMS calculations and power monitoring, it is important to consider the error specifications of the device.

For DC applications, the impact of offset and gain error on the final output is straightforward, but for RMS and power calculations, the impact of any errors, specifically offset errors, becomes dependent on the magnitude of the applied signal.

Figure 21 shows an example system where the maximum measurable power is  $\sim$ 1.3 kW, based on the system design. The overtemperature offset performance of the ACS37800 causes an error in the measured power that is larger when the applied power is close to 0 W.

The offset performance of the voltage channel is such that its contribution to this error is negligible. The current RMS measurement and the power calculations are where this error is observed.

The following figures (Figure 22 through Figure 27) display the measurement error for the RMS current and active power for each available device variant.




Figure 21: Line Power Applied (W) vs. Measured Line Power (W), 15B5 Device



### 15B5 I<sub>RMS</sub> and Power Error




Figure 22: IRMS Error [A] vs. Applied IRMS [A]

## 

Figure 23: Line Power Error [W] vs. Applied Line Power [W]

## 30B3 I<sub>RMS</sub> and Power Error




Figure 24: IRMS Error [A] vs. Applied IRMS [A]




Figure 25: Line Power Error [W] vs. Applied Line Power [W]

### 90B3 I<sub>RMS</sub> and Power Error




Figure 26: IRMS Error [A] vs. Applied IRMS [A]




Figure 27: Line Power Error [W] vs. Applied Line Power [W]



#### DIGITAL COMMUNICATION

#### Communication Interfaces

The ACS37800 supports communication over 1 MHz I<sup>2</sup>C and 10 MHz SPI. However, the communication protocol is fixed during factory programming. The ACS37800 MISO pin continues to drive the MISO line when CS goes high. This may prevent other devices from communicating properly. It is recommended that the ACS37800 be the only device on the SPI bus if using SPI communication.

#### SPI

The SPI frame consists of:

- The Master writes on the MOSI line the 7-bit address of the register to be read from or written to.
- The next bit on the MOSI line is the read/write (RW) indicator. A high state indicates a Read and a low state indicates a Write.
- The device sends a 32-bit response on the MISO line. The contents correspond to the previous command.
- On the MOSI line, if the current command is a write, the 32 bits correspond to the Write data, and in the case of a read, the data is ignored.

## **Registers and EEPROM**

#### **WRITE ACCESS**

The ACS37800 supports factory and customer EEPROM space as well as volatile registers. The customer access code must be sent prior to writing these customer EEPROM spaces. In addition, the device includes a set of free space EEPROM registers that are accessible with or without writing the access code.

#### **READ ACCESS**

All EEPROM and volatile registers may be read at any time regardless of the access code.

#### **EEPROM**

At power up, all shadow registers are loaded from EEPROM, including all configuration parameters. The shadow registers can be written to in order to change the device behavior without having to perform an EEPROM write. Any changes made in shadow memory are volatile and do not persist through a reset event.

#### **WRITING**

The Timing Diagram for an EEPROM write is shown in Figure 28 and Figure 29.




Figure 28: EEPROM Write - SPI Mode




Figure 29: EEPROM Write – I<sup>2</sup>C Mode Blue represents data sent by the master and orange is the data sent by the slave.



#### **READING**

The timing diagram for an EEPROM read is shown in Figure 30 and Figure 31.




Figure 30: EEPROM Read – SPI Mode For SPI, the read data will be sent out during the above command.




Figure 31: EEPROM Read – I<sup>2</sup>C Mode Blue represents data sent by the master and orange is the data sent by the slave.



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## **EEPROM Error Checking and Correction (ECC)**

Hamming code methodology is implemented for EEPROM checking and correction (ECC). ECC is enabled after power-up.

The ACS37800 analyzes message data sent by the controller and the ECC bits are added. The first 6 bits sent from the device to the controller are dedicated to ECC. The device always returns 32 bits.

#### **EEPROM ECC Errors**

Bits	Name	Description
31:28	-	No meaning
27:26	ECC	00 = No Error 01 = Error detected and message corrected 10 = Uncorrectable error 11 = No meaning
25:0	D[25:0]	EEPROM data

### I<sup>2</sup>C Slave Addressing

The ACS37800 supports I<sup>2</sup>C communication over the SCL and SDA lines at speeds of up to 400 kHz. When the device first powers on, it measures the voltage level on the two DIO pins. It converts both voltage levels into a 4-bit code for a total of sixteen slave addresses. Table 2 shows the sixteen possible I<sup>2</sup>C configurations that can be set with externally applied voltage. If both pins are pulled to  $V_{CC}$ , then the internal slave address stored in EEPROM is used. By default, the value of  $i2c\_slv\_addr$  is programmed at the Allegro factory to 127, but this can be changed with programming by the customer.

If for any reason the external slave address setting feature is not desired, the DIO polling can be disabled by setting the  $i2c\_dis\_slv\_addr$ . When this bit is set, the ACS37800 will automatically use the number stored in  $i2c\_slv\_addr$  as the I<sup>2</sup>C slave address regardless of the voltage on the DIO pins. Note that the device must be repowered for these changes to take effect.

**Table 2: DIO Startup Voltage Addressing** 

DIC	)_1	DIC	)_2	A6	A5	A4	А3	A2	<b>A</b> 1	A0	Slave Address (decimal)	
0	0	0	0	1	1	0	0	0	0	0	96	
0	0	0	1	1	1	0	0	0	0	1	97	
0	0	1	0	1	1	0	0	0	1	0	98	
0	0	1	1	1	1	0	0	0	1	1	99	
0	1	0	0	1	1	0	0	1	0	0	100	
0	1	0	1	1	1	0	0	1	0	1	101	
0	1	1	0	1	1	0	0	1	1	0	102	
0	1	1	1	1	1	0	0	1	1	1	103	
1	0	0	0	1	1	0	1	0	0	0	104	
1	0	0	1	1	1	0	1	0	0	1	105	
1	0	1	0	1	1	0	1	0	1	0	106	
1	0	1	1	1	1	0	1	0	1	1	107	
1	1	0	0	1	1	0	1	1	0	0	108	
1	1	0	1	1	1	0	1	1	0	1	109	
1	1	1	0	1	1	0	1	1	1	0	110	
1	1	1	1	EE	EE	EE	EE	EE	EE	EE	EEPROM value	



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### **MEMORY MAP**

#### **EEPROM/Shadow Memory**

		M/Snadow Memory																						
	Address											Bits												
	¥	31 30 29 2	28 27 26	25	24	23	22	21	20	19	18 17	16 1	5 14	13 12	11 10	9	8	7	6	5	4	3 2	2 -	1 0
	0x0B	ECC	C			pavgselen	iavgselen	C	rs_sr	าร			sns_	fine					·	qvc	_fine	9		
	0x0C	ECO	С			V	/chai	n_of	fset_	code	Э			rms_	avg_2					1	rms_	avg_	1	
N	0x0D	ECC	С				fltdly					chan_del_sel			ıcnan_del_en									
EEPROM	0x0E	ECC	С		zerocrossedgesel	zerocrosschansel	squarewave_en	halfcycle_en	delaycnt_sel		unde	ervreg			overvreg	9					vev	rent_c	cycs	
	0x0F	ECC	С		bypass_n_en			n cig			dio_1_sel  dio_0_sel  dio_0_sel  i2c_dis_slv_addr  i3c_1  i3c_1													
	0x1B							iavgselen	CI	rs_sr	าร		sr	ns_fine			qvo_fine							
	0x1C					ι	/chai	n_of	fset_	code	Э			rms_	avg_2	•				rms_avg_1				
	0x1D						fltdly	,			fa	nult			chan_del_sel			ıcnan_del_en						
Shadow	0x1E				zerocrossedgesel	zerocrosschansel	squarewave_en	halfcycle_en	delaycnt_sel		unde	ervreg			overvreg	9					vev	rent_d	cycs	
	0x1F				bypass_n_en					r	1			dio_1_sel	dio_0_sel	i2c_dis_slv_addr		i	2c_sl	v_a	ddr			



## Register Details – EEPROM

### Register 0x0B/0x1B

Bits	Name	Default Value	Description
8:0	qvo_fine	Device Specific	Offset fine trimming on current channel
18:9	sns_fine	Device Specific	Fine gain trimming on the current channel
21:19	crs_sns	Selection Specific	Coarse gain setting
22	iavgselen	0	Current Averaging selection
23	pavgselen	0	Power Averaging selection
31:26	ecc	_	Error Code Correction

### qvo\_fine

Offset adjustment for the current channel. This is a signed 9-bit number with an input range of –256 to 255. With a step size of 64 LSB, this equates to an offset trim range of –16384 to 16320 LSB, which is added to the *icodes* value. The current channel's offset trim should be applied before the gain is trimmed. *qvo fine* is further described in Table 3.

Table 3: qvo\_fine

Range	Value	Units				
-256 to 255	-16,384 to 16,320	LSB				

### sns\_fine

Gain adjustment for the current channel. This is a signed 9-bit number with an input range of –256 to 255. This gain adjustment is implemented as a percentage multiplier centered around 1 (i.e. writing a 0 to this field multiplies the gain by 1, leaving the gain unaffected). The fine sensitivity parameter ranges from 50% to 150% of IP. The current channel's offset trim should be applied before the gain is trimmed. *sns fine* is further described in Table 4.

Table 4: sns\_fine

Range	Value	Units			
-256 to 255	50 to 100	%			

#### crs\_sns

Coarse gain adjustment for the current channel. This gain is implemented in the analog domain before the ADC. This is a 3-bit number that allows for 8 gain selections. Adjustments to *crs\_sns* may impact the device's performance over temperature. Datasheet limits apply only to the factory settings for *crs\_sns*. The gain settings map to 1×, 2×, 3×, 3.5×, 4×, 4.5×, 5.5×, and 8×. *crs\_sns* is further described in Table 5.

Table 5: crs\_sns

Range	Value	Units
0	1×	_
1	2×	_
2	3×	_
3	3.5×	_
4	4×	_
5	4.5×	_
6	5.5×	-
7	8×	-

#### iavgselen

Current Averaging selection enable. 0 will select *vrms* for averaging. 1 will select *irms* for averaging.

### pavgselen

Power Averaging selection enable. 0 will select *vrms* for averaging. 1 will select *pactive* for averaging.



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x0C/0x1C

Bits	Name	Default Value	Description
6:0	rms_avg_1	0	Average of the <i>rms</i> voltage or current – stage 1
16:7	rms_avg_2	0	Average of the <i>rms</i> voltage or current – stage 2
24:17	vchan_offset_code	Device Specific	Controls the room offset for the voltage channel
31:26	ecc	_	Error Code Correction

#### rms\_avg\_1

Number of averages for the first averaging stage (*vrmsavgonesec* or *irmsavgonesec*). The value written into this field directly maps to the number of averages ranging from 0 to 127. For optimal performance, an even number of averages should be used. The channel to be averaged is selected by the current average select enable bit (*iavgselen*). *rms\_avg\_I* is further described in Table 6.

Table 6: rms\_avg\_1

Range	Value	Units
0 to 127	0 to 127	number of averages

#### rms\_avg\_2

Number of averages for the second averaging stage (*vrmsavgone-min* or *irmsavgonemin*). This stage averages the outputs of the first averaging stage. The value written into this field directly maps to the number of averages ranging from 0 to 1023. For optimal performance, an even number of averages should be used. The channel to be averaged is selected by the current average select enable bit (*iavgselen*). *rms avg 2* is further described in Table 7.

Table 7: rms\_avg\_2

Range	Value	Units
0 to 1023	0 to 1023	number of averages

### vchan\_offset\_code

This controls the offset of the voltage channel at room.

Table 8: vchan\_offset\_code

Range	Value	Units
-128 to 127	-2048 to 2032	codes



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x0D/0x1D

Bits	Name	Default Value	Description
7	ichan_del_en	0	Enable phase delay on voltage or current channel
11:9	chan_del_sel	0	Sets phase delay on voltage or current channel
20:13	fault	70	Sets the overcurrent fault threshold
23:21	fltdly	0	Sets the overcurrent fault delay
31:26	ecc	_	Error Code Correction

### ichan\_del\_en

Enables delay for either the voltage or current channel. Setting to 1 enables delay for the current channel. *ichan\_del\_en* is further described in Table 9.

Table 9: ichan\_del\_en

Range	Value	Units
0	0 – voltage channel	LSB
1	1 – current channel	LSB

### chan\_del\_sel

Sets the amount of delay applied to the voltage or current channel (set by ichan del en). *chan del sel* is further described in Table 10.

Table 10: chan\_del\_sel

Range	Value	Units
0 to 7	0 to 219	μs

#### fault

Over-current fault threshold. This is an unsigned 8-bit number with an input range of 0 to 255, which equates to a fault range of 65% to 200% of IP. The factory setting of this field is 70. *fault* is further described in Table 11.

Table 11: fault

Range	Value	Units
0 to 255	56 to 225	% of IP

#### fltdly

Fault delay setting of the amount of delay applied before flagging a fault condition. *fltdly* is further described in Table 12.

Table 12: fltdly

Range	Value	Units
0	0	μs
1	0	μs
2	4.75	μs
3	9.25	μs
4	13.75	μs
5	18.5	μs
6	23.25	μs
7	27.75	μs



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x0E/0x1E

Bits	Name	Default Value	Description	
5:0	vevent_cycs	0	Sets the number of qualifying cycles needed to flag overvoltage or undervoltage	
13:8	overvreg	0	Sets the overvoltage fault threshold	
19:14	undervreg	0	Sets the undervoltage fault threshold	
20	delaycnt_sel	0	Sets the width of the voltage zero-crossing output pulse	
21	halfcyclc_en	0	Sets the zero crossing flag triggering on half or full cycle (default: full cycle)	
22	squarewave_en	0	Sets the zero crossing pulse characteristics (default: pulse)	
23	zerocrosschansel	0	Sets the channel that triggers the zero crossing flag (default: voltage)	
24	zerocrossedgesel	0	Sets the edge that triggers zero crossing flag	
31:26	ecc	-	Error Code Correction	

#### vevent\_cycs

Sets the number of cycles required to assert the *ovrms* flag or the *uvrms*. This is an unsigned 6-bit number with an input range of 0 to 63. The value in this field directly maps to the number of cycles. *vevent cycs* is further described in Table 13.

Table 13: vevent\_cycs

Range	Value	Units
0 to 63	1 to 64	cycles

#### overvreg

Sets the threshold of the overvoltage *rms* flag (*ovrms*). This is a 6-bit number ranging from 0 to 63. This trip level spans the entire range of the *vrms* register. The flag is set if the *rms* value is above this threshold for the number of cycles selected in *vevent\_cycs*. *overvreg* is further described in Table 14.

Table 14: overvreg

Range	Value	Units
0 to 63	0 to 65536	LSB

#### undervreg

Sets the threshold of the undervoltage *rms* flag (*uvrms*). This is a 6-bit number ranging from 0 to 63. This trip level spans one entire range of the *vrms* register. The flag is set if the *rms* value is below this threshold for the number of cycles selected in vevent\_cycs. *undervreg* is further described in Table 15.

Table 15: undervreg

Range	Value	Units
0 to 63	0 to 65536	LSB

#### delayent sel

Selection bit for the width of pulse for a voltage zero-crossing event. When set to 0, the pulse is 32  $\mu$ s. When set to 1, the pulse is 256  $\mu$ s. When the squarewave\_en bit is set, this field is ignored. *delaycnt sel* is further described in Table 16.

Table 16: delaycnt\_sel

Range	Value	Units			
0	32	μs			
1	256	μs			

### halfcycle\_en

Setting for the zero crossing flag. When set to 0, the voltage zero-crossing will be indicated on every edge determined by *zerocrossingedgesel*. When set to 1, the voltage zero-crossing will be indicated on both rising and falling edges.

#### squarewave\_en

Setting for the zero crossing flag. When set to 0, the zero-crossing event will be indicated by a pulse on the DIO pin. When set to 1, the zero-crossing event will be indicated by a level change on the DIO pin.

#### zercrossingchansel

Determines which channel will trigger the zero crossing flag. 0 is the voltage channel. 1 is the current channel with zero crossing flag for rising and falling with only one customizable register delayent sel.

#### zerocrossingedgesel

This determines whether the zero crossing flag triggers on rising or falling. Note: if *halfcycle en* = 1, this setting does not matter.



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x0F/0x1F

Bits	Name	Default Value	Description					
8:2	8:2 <i>i2c_slv_addr</i> 127		I <sup>2</sup> C slave address selection					
9	9 i2c_dis_slv_addr 0		Disable I <sup>2</sup> C slave address selection circuit					
11:10	11:10 dio_0_sel 0		igital output 0 multiplexor selection bits					
13:12	13:12		Digital output 1 multiplexor selection bits					
23:14	23:14 n 0		Sets the number of samples used in RMS calculations when bypass_n_en = 1					
24 bypass_n_en 0		0	Set whether RMS is calculated based on voltage zero crossing or n samples from the above registers					
31:26	ecc	_	Error Code Correction					


### i2c\_slv\_addr

Settings for the I<sup>2</sup>C slave address externally. When *i*2*c\_dis\_slv\_addr* is set to 0, the voltage on the DIO pins are measured at power on and are used to set the device's slave address.

Each DIO pin has 4 voltage "bins" which may be used to set the I<sup>2</sup>C slave address. These voltages may be set using resistor divider circuits from V<sub>CC</sub> to GND. *i2c\_slv\_addr* is further described in Table 17.

Table 17: i2c\_slv\_addr

DIO_1 (decimal)	DIO_0 (decimal)	Slave Address (decimal)					
0	0	96					
0	1	97					
0	2	98					
0	3	99					
1	0	100					
1	1	101					
1	2	102					
1	3	103					
2	0	104					
2	1	105					
2	2	106					
2	3	107					
3	0	108					
3	1	109					
3	2	110					
3	3	EEPROM value					



### i2c\_dis\_slv\_addr

When  $i2c\_dis\_slv\_addr$  is set to 1, the address is set through EEPROM field  $i2c\_slv\_addr$ [6:0]. This enables or disables the analog I<sup>2</sup>C slave address feature at power on. When this bit is set, the I<sup>2</sup>C slave address will map directly to  $i2c\_slv\_addr$ .

### dio\_0\_sel

Determines which flags are output on the DIO0 pin. Only used when the device is in I<sup>2</sup>C programming mode.

#### dio\_1\_sel

Determines which flags are output on the DIO1 pin. Only used when the device is in I<sup>2</sup>C programming mode.



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### **Volatile Memory**

Ox20	10.	atile ivie	I																																			
0x20		ddress																	В	its																		
Ox21		Ā	31	3	0 29	9 2	8	27	26	25	24	23	22	21	20	19	18	17	16	1	5	14	13	1:	2 11	1 1	10	9	8	7	7	6	5	4	3	2	1	0
Ox22		0x20									İI	ms								vrms																		
Ox23		0x21				pimag									pactive																							
0x24		0x22				facoa	idend	posangle					p	ofacto	or													,	рард	oar	ent							
Ox25		0x23																																				
0x26		0x24																																				
0x27		0x25																														n	ump	otsoi	ıt			
0x28		0x26								irn	ısav	gone	sec															vrn	ısav	go	nes	ec						
Ox29		0x27								irm	sav	gone	min								vrmsavgonemin																	
Ox2B		0x28																			pactavgonesec																	
0x2B         0x2C         pinstant           0x2D         access_code		0x29																																				
0x2E  0x2F  access_code			icodes								vcodes																											
0x2E  0x2F  access_code	¥					$\perp$					L																											
0x2E  0x2F  access_code	V	0x2C			$\perp$	1																							pin	sta	nt							$\square$
0x2F access_code		0x2D																																undervoltage	overvoltage	faultlatched	faultout	vzerocrossout
		0x2E																																				
0x30		0x2F																ac	ces	s_0	code	е																
		0x30																																				customer_access
0x31		0x31																																				



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### Register Details - Volatile

### Register 0x20

Bits	Name	Description
15:0 <i>vrms</i>		Voltage RMS value
31:16	irms	Current RMS value

#### vrms

RMS voltage output. This field is an unsigned 16-bit fixed point number with 16 fractional bits, where  $\Delta V_{\rm IN(MAX)}=0.84,$  and  $\Delta V_{\rm IN(min)}=-0.84.$  To convert the value (input voltage) to line voltage, divide the input voltage by the  $R_{\rm SENSE}$  and  $R_{\rm ISO}$  voltage divider ratio using actual resistor values.

Table 18: vrms

Register Range	Valid Range	Value	Units
0 to ~1	0 to ~0.84	[0 to ~1] × $\Delta V_{IN(MAX)}$ ×1.19	mV

#### irms

RMS current output. This field is a signed 16-bit fixed point number with 15 fractional bits, where  $I_{IP(MAX)} = 0.84$ , and  $I_{IP(MIN)} = -0.84$ .

Table 19: irms

Register Range	Valid Range	Value	Units
0 to ~1	0 to ~0.84	[0 to ~1] × I <sub>PR(MAX)</sub> ×1.19	Α

## Register 0x21

Bits	Name	Description
15:0	pactive	Active power
31:16	pimag	Reactive power

#### pactive

Active power output. This field is a signed 16-bit fixed point number with 15 fractional bits, where positive MaxPow = 0.704, and negative MaxPow = –0.704. To convert the value (input power) to line power, divide the input power by the  $R_{\rm SENSE}$  and  $R_{\rm ISO}$  voltage divider ratio using actual resistor values.

Table 20: pactive

Register Range	Valid Range	Value	Units
−1 to ~1	−0.704 to ~0.704	[1 to ~1] × MaxPow × 1.42	mW

#### pimag

Reactive power output. This field is an unsigned 16-bit fixed point number with 16 fractional bits, where MaxPow = 0.704. To convert the value (input power) to line power, divide the input power by the  $R_{\rm SENSE}$  and  $R_{\rm ISO}$  voltage divider ratio using actual resistor values.

Table 21: pimag

Register Range	Valid Range	Value	Units
0 to ~1	0 to ~0.704	[0 to ~1] × MaxPow × 1.42	mVA



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x22

Bits	Name	Description
15:0	papparent	Apparent power magnitude
26:16	pfactor	Power factor
27	posangle	Sign of the power angle
28	pospf	Sign of the power factor

#### papparent

Apparent power output magnitude. This field is an unsigned 16-bit fixed point number with 16 fractional bits, where MaxPow = 0.704. To convert the value (input power) to line power, divide the input power by the  $R_{\rm SENSE}$  and  $R_{\rm ISO}$  voltage divider ratio using actual resistor values.

Table 22: papparent

Register Range	Valid Range	Value	Units
0 to ~1	0 to ~0.704	[0 to ~1] × MaxPow × 1.42	mVAR

#### pfactor

Power factor output. This field is a signed 11-bit fixed point number with 10 fractional bits. It ranges from -1 to  $\sim$ 1 with a step size of  $2^{-10}$ . *pfactor* is further described in Table 23.

Table 23: pfactor

Range	Value	Units	
−1 to ~1	−1 to ~1	_	

#### posangle

Bit to represent leading or lagging. A 0 represents the current leading and a 1 represents the current lagging.

#### pospf

Sign bit to represent if the power is being generated (0) or consumed (1).

### Register 0x25

	Bits	Name	Description
ſ	9:0	numptsout	Number of samples of current and voltage used for calculations

#### numptsout

Number of points used in the *rms* calculation. This will be the dynamic value that is evaluated internal to the device based on full cycle zero crossings of the voltage channel. *numptsout* is further described in Table 24.

Table 24: numptsout

Range	Value	Units	
0 to 1023	0 to 1023	samples	



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### Register 0x26

Bits	Name	Description
15:0	vrmsavgonesec	Averaged voltage RMS value; duration set by rms_avg_1. This register will be zero if iavgselen = 1
31:16	irmsavgonesec	Averaged current RMS value; duration set by rms_avg_1. This register will be zero if iavgselen = 0

#### vrmsavgonesec

# Voltage RMS value averaged according to *rms\_avg\_1*. This register will be zero if *iavgselen* = 1.

#### irmsavgonesec

Current RMS value averaged according to *rms\_avg\_1*. This register will be zero if *iavgselen* = 0.

## Register 0x27

Bits	Name	Description
15:0	vrmsavgonemin	Averaged voltage RMS value; duration set by <i>rms_avg_2</i> . This register will be zero if <i>iavgselen</i> = 1
31:16	irmsavgonemin	Averaged current RMS value; duration set by rms_avg_2. This register will be zero if iavgselen = 0

#### vrmsavgonemin

# Voltage RMS value averaged according to *rms\_avg\_2*. This register will be zero if *iavgselen* = 1.

#### irmsavgonemin

Current RMS value averaged according to *rms\_avg\_2*. This register will be zero if *iavgselen* = 0.

## Register 0x28

Bits	Name	Description
15:0	pactavgonesec	Active Power value averaged over up to one second; duration set by rms_avg_1

#### pactavgonesec

Active power value averaged according to rms avg 1.

### Register 0x29

Bits	Name	Description
15:0	pactavgonemin	Active Power value averaged over up to one minute; duration set by rms_avg_2

#### pactavgonemin

Active power value averaged according to rms avg 2.



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x2A

Bits	Name	Description
15:0	vcodes	Instantaneous voltage measurement
31:16	icodes	Instantaneous current measurement

#### vcodes

This field contains the instantaneous voltage measurement before any RMS calculations are done. It is a 16-bit signed fixed point number with 15 fractional bits, where  $\Delta V_{IN(MAX)} = 0.84$  and  $\Delta V_{IN(min)} = -0.84$ . To convert the value (input voltage) to line voltage, divide the input voltage by the  $R_{SENSE}$  and  $R_{ISO}$  voltage divider ratio using the resistor values.

#### Table 25: vcodes

Register Range	Valid Range	Value	Units
−1 to ~1	-0.84 to ~0.84	[-1 to ~1] × $\Delta V_{IN(MAX)}$ ×1.19	mV

#### icodes

This field contains the instantaneous current measurement before any RMS calculations are done. This field is a signed 16-bit fixed point number with 15 fractional bits, where  $I_{IP(MAX)} = 0.84$ , and  $I_{IP(MIN)} = -0.84$ .

#### Table 26: icodes

Register Range	Valid Range	Value	Units
−1 to ~1	-0.84 to ~0.84	[–1 to ~1] × I <sub>PR(MAX)</sub> ×1.19	Α

### Register 0x2C

Bits	Name	Description
15:0	pinstant	Instantaneous power – Multiplication of vcodes and icodes

#### pinstant

This field contains the instantaneous power measurement before any RMS calculations are done. This field is a signed 16-bit fixed point number with 15 fractional bits, where postive MaxPow = 0.704, and negative MaxPow = -0.704. To convert the value (input power) to line power, divide the input power by the  $R_{\rm SENSE}$  and  $R_{\rm ISO}$  voltage divider ratio using the resistor values.

#### Table 27: pinstant

Register Range	Valid Range	Value	Units
−1 to ~1	−0.704 to ~0.704	[-1 to ~1] × MaxPow × 1.42	mVAR



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

## Register 0x2D

Bits	Name	Description
0	zerocrossout	Zero-crossing output
1	faultout	Current fault output
2	faultlatched	Current fault output latched
3	overvoltage	Overvoltage flag
4	undervoltage	Undervoltage flag

#### zerocrossout

Flag for the zero-crossing events. This will be present and active regardless of *DIO\_0\_sel* and *DIO\_1\_sel*. This flag will still follow the *halfcycle\_en* and *squarewave\_en* settings.

#### faultout

Flag for the overcurrent events. This will be present and active regardless of *DIO\_0\_sel* and *DIO\_1\_sel* and will only be set when *fault* is present.

#### faultlatched

Flag for the overcurrent events. This bit will latch and will remain 1 as soon as an overcurrent event is detected. This can be reset by writing a 1 to this field. This will be present and active regardless of DIO settings.

#### overvoltage

Flag for the overvoltage events. This will be present and active regardless of *DIO\_0\_sel* and *DIO\_1\_sel* and will only be set when fault is present.

### undervoltage

Flag for the undervoltage events. This will be present and active regardless of *DIO\_0\_sel* and *DIO\_1\_sel* and will only be set when *fault* is present.

### Register 0x2F

Bits	Name	Description
31:0	access_code	Access code register: Customer code: 0x4F70656E

### Register 0x30

Bits	Name	Description
0	customer_access	Customer write access enabled.  0 = Non-Customer mode.  1 = Customer mode.



#### THERMAL PERFORMANCE

## Thermal Rise vs. Primary Current

Self-heating due to the flow of current should be considered during the design of any current sensing system. The sensor, printed circuit board (PCB), and contacts to the PCB will generate heat as current moves through the system.

The thermal response is highly dependent on PCB layout, copper thickness, cooling techniques, and the profile of the injected current. The current profile includes peak current, current "on-time", and duty cycle. While the data presented in this section was collected with direct current (DC), these numbers may be used to approximate thermal response for both AC signals and current pulses.

The plot in Figure 32 shows the measured rise in steady-state die temperature of the ACS37800 versus continuous current at an ambient temperature,  $T_A$ , of 25 °C. The thermal offset curves may be directly applied to other values of  $T_A$ . Conversely, Figure 33 shows the maximum continuous current at a given  $T_A$ . Surges beyond the maximum current listed in Figure 33 are allowed given the maximum junction temperature,  $T_{J(MAX)}$  (165°C), is not exceeded.




Figure 32: Self Heating in the MA Package
Due to Current Flow





Figure 33: Maximum Continuous Current at a Given TA

The thermal capacity of the ACS37800 should be verified by the end user in the application's specific conditions. The maximum junction temperature,  $T_{J(MAX)}$  (165°C), should not be exceeded. Further information on this application testing is available in the DC and Transient Current Capability application note on the Allegro website.

### ASEK37800 Evaluation Board Layout

Thermal data shown in Figure 32 and Figure 33 was collected using the ASEK37800 Evaluation Board (TED-0003306). This board includes 750 mm<sup>2</sup> of 4 oz. copper (0.0694 mm) connected to pins 1 through 4, and to pins 5 through 8, with thermal vias connecting the layers. Top and Bottom layers of the PCB are shown below in Figure 34.






Figure 34: Top and Bottom Layers for ASEK37800 Evaluation Board

Gerber files for the ASEK37800 evaluation board are available for download from the Allegro website. See the technical documents section of the ACS37800 device webpage.



#### RECOMMENDED PCB LAYOUT




Figure 35: Recommended PCB Layout



## For Reference Only – Not for Tooling Use Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown 10.30 ±0.20 0.33 7.50 ±0.10 10.30 ±0.33 $\wedge$ 1.27 1.40 REF **№** 0.90 → Branded Face 0.25 BSC 2.65 MAX GAUGE PLANE 0.10 C SEATING 0.30 0 0 0 0 0 0 0 0 XXXXXXX Lot Number 0 0 0 0 0 0 0 0 Standard Branding Reference View Lines 1, 2 = 12 characters Line 1: Part Number Line 2: First 8 characters of Assembly Lot Number A Terminal #1 mark area B Branding scale and appearance at supplier discretion Reference land pattern layout (reference IPC7351 SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary A PCB Layout Reference View to meet application process requirements and PCB layout tolerances Hall elements (D1, D2), not to scale Active Area Depth 0.293 mm

PACKAGE OUTLINE DRAWING

Figure 36: Package MA, 16-Pin SOICW



# Isolated, Digital Output, Power Monitoring IC with Zero-Crossing Detection, Overcurrent and Overvoltage Flagging

### **Revision History**

Number	Date	Description
_	November 30, 2020	Initial release
1	January 27, 2021	Updated Part Numbering schematic (page 2), Supply Bypass Capacitor unit, Current Channel Power Supply Error test conditions (page 6), Figure 4 (page 12), Figure 9 (page 15), and Figure 21 (page 21).

Copyright 2021, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

