

# **BG95** Hardware Design

# **LPWA Module Series**

Rev. BG95\_Hardware\_Design\_V1.1

Date: 2020-02-28

Status: Released



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

#### **Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai, China 200233

Tel: +86 21 5108 6236 Email: info@quectel.com

# Or our local office. For more information, please visit:

http://www.quectel.com/support/sales.htm

## For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm

Or email to: support@quectel.com

#### **GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

#### **COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2020. All rights reserved.



# **About the Document**

# **Revision History**

Version	Date	Author	Description
1.0	2019-09-30	Lyndon LIU/ Garey XIE	Initial
1.1	2020-02-28	Lyndon LIU/ Garey XIE	<ol> <li>Updated the GNSS function into an optional feature.</li> <li>Updated the LTE Power Class 5 to 21 dBm.</li> <li>Added the parameters (power supply, operating frequency, output power, etc.) of BG95-M4 and BG95-M5.</li> <li>Updated the transmitting power parameters in Table 3 and Table 40.</li> <li>Updated the pin name of pin 21 from NETLIGHT into NET_STATUS.</li> <li>Updated the block diagram in Figure 1.</li> <li>Updated the power-on timing in Figure 8.</li> <li>Updated the reference design of USB interface in Figure 16.</li> <li>Updated the name of UART interface pins.</li> <li>Added a recommended GNSS UART reference design (Dual-Transistor Solution) in Figure 19.</li> <li>Added the timing of turning on the module with USB_BOOT in Figure 24.</li> <li>Added the GNSS performance in Table 30.</li> <li>Updated the GNSS performance in Table 30.</li> <li>Updated the RF receiving sensitivity in Chapter 6.6.</li> </ol>



# **Contents**

Ab	bout the Document	2
Со	ontents	3
Tal	able Index	5
Fig	igure Index	7
1	Introduction	8
	1.1. Safety Information	9
2	Product Concept	10
_	2.1. General Description	
	2.2. Key Features	
	2.3. Functional Diagram	
	2.4. Evaluation Board	
3	Application Interfaces	17
•	3.1. Pin Assignment	
	3.2. Pin Description	
	3.3. Operating Modes	27
	3.4. Power Saving	28
	3.4.1. Airplane Mode	28
	3.4.2. Power Saving Mode (PSM)	29
	3.4.3. Extended Idle Mode DRX (e-I-DRX)	29
	3.4.4. Sleep Mode	30
	3.4.4.1. UART Application	30
	3.5. Power Supply	31
	3.5.1. Power Supply Pins	31
	3.5.2. Decrease Voltage Drop	
	3.5.3. Monitor the Power Supply	33
	3.6. Turn on and off Scenarios	
	3.6.1. Turn on Module Using the PWRKEY Pin	
	3.6.2. Turn off Module	
	3.6.2.1. Turn off Module through PWRKEY	
	3.6.2.2. Turn off Module through AT Command	
	3.7. Reset the Module	
	3.8. PON_TRIG Interface	
	3.9. (U)SIM Interface	
	3.10. USB Interface	
	3.11. UART Interfaces	
	3.12. PCM and I2C Interfaces*	
	3.13. Network Status Indication	
	3.14. STATUS	
	3.15. Behaviors of MAIN_RI	
	3.16. USB_BOOT Interface	50



12	Append	ix D EDGE Modulation and Coding Schemes	88
11		lix C GPRS Multi-slot Classes	
9 10		lix A Referenceslix B GPRS Coding Schemes	
		lanufacturing and Solderingackaging	
		torage	
8	_	, Manufacturing and Packaging	
		ecommended Footprintop and Bottom Views	
		op and Side Dimensions	
7		ical Dimensions	
_		· ·	
		lectrostatic Discharge	
		F Receiving Sensitivity	
		F Output Power	
		peration and Storage Temperatures	
		ower Supply Ratings	
		bsolute Maximum Ratings	
6		al, Reliability and Radio Characteristics	
	5.3.		
	5.3.		
		ntenna Installation	
		iNSS Antenna Interface	
	5.1.		
	5.1.	3	
	5.1.	-1 317	
	5.1.		
	5.1. N	lain Antenna Interface	57
5	Antenna	a Interfaces	57
	4.3. L	ayout Guidelines	56
		SNSS Performance	
		seneral Description	
4		Receiver	
		RFC Interfaces	
		PDC laterfaces*	_
		DC Interfaces	
	2 17 A	DC Interfaces	51



# **Table Index**

Table 1: Version Selection for BG95 Series Modules	10
Table 2: Frequency Bands and GNSS Types of BG95 Series Modules	10
Table 3: Key Features of BG95 Series Modules	13
Table 4: Definition of I/O Parameters	19
Table 5: Pin Description	20
Table 6: Overview of BG95 Operating Modes	27
Table 7: VBAT and GND Pins	31
Table 8: Pin Definition of PWRKEY	
Table 9: Pin Definition of RESET_N	37
Table 10: Pin Definition of PON_TRIG Interface	38
Table 11: Pin Definition of (U)SIM Interface	39
Table 12: Pin Definition of USB Interface	41
Table 13: Pin Definition of Main UART Interface	43
Table 14: Pin Definition of Debug UART Interface	44
Table 15: Pin Definition of GNSS UART Interface	
Table 16: Logic Levels of Digital I/O	44
Table 17: Pin Definition of PCM and I2C Interfaces	47
Table 18: Pin Definition of NET_STATUS	48
Table 19: Working State of NET_STATUS	48
Table 20: Pin Definition of STATUS	49
Table 21: Default Behaviors of MAIN_RI Pin	49
Table 22: Pin Definition of USB_BOOT Interface	50
Table 23: Pin Definition of ADC Interface	52
Table 24: Characteristics of ADC Interfaces	52
Table 25: Pin Definition of GPIO Interfaces	53
Table 26: Logic Levels of GPIO Interfaces	53
Table 27: Pin Definition of GRFC Interfaces	54
Table 28: Logic Levels of GRFC Interfaces	54
Table 29: Truth Table of GRFC Interfaces	54
Table 30: GNSS Performance	55
Table 31: Pin Definition of Main Antenna Interface	57
Table 32: BG95 Operating Frequency	57
Table 33: Pin Definition of GNSS Antenna Interface	61
Table 34: GNSS Frequency	61
Table 35: Antenna Requirements	62
Table 36: Absolute Maximum Ratings	65
Table 37: Power Supply Ratings	65
Table 38: Operation and Storage Temperatures	66
Table 39: BG95-M3 Current Consumption	67
Table 40: GNSS Current Consumption	69
Table 41: BG95 RF Output Power	69



Table 42: Conducted RF Receiving Sensitivity of BG95-M1	70
Table 43: Conducted RF Receiving Sensitivity of BG95-M2	71
Table 44: Conducted RF Receiving Sensitivity of BG95-M3	72
Table 45: Electrostatic Discharge Characteristics (25 °C, 45% Relative Humidity)	73
Table 46: Recommended Thermal Profile Parameters	79
Table 47: Packaging Specifications of BG95	81
Table 48: Related Documents	82
Table 49: Terms and Abbreviations	82
Table 50: Description of Different Coding Schemes	85
Table 51: GPRS Multi-slot Classes	86
Table 52: EDGE Modulation and Coding Schemes	88



# Figure Index

Figure 2: Pin Assignment (Top View)
Figure 4: Power Supply Limits during Burst Transmission (BG95-M3/-M5)
Figure 5: Star Structure of the Power Supply
Figure 6: Turn on the Module Using Driving Circuit
Figure 7: Turn on the Module Using Keystroke
Figure 8: Power-on Timing
Figure 9: Power-off Timing
Figure 10: Reset Timing
Figure 11: Reference Circuit of RESET_N by Using Driving Circuit
Figure 12: Reference Circuit of RESET_N by Using Button
Figure 13: Reference Circuit of PON_TRIG
Figure 14: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector
Figure 15: Reference Circuit of (U)SIM Interface with a 6-Pin (U)SIM Card Connector
Figure 16: Reference Design of USB Interface
Figure 17: Main UART Reference Design (Translator Chip)
Figure 18: Main UART Reference Design (Transistor Circuit)
Figure 19: Reference Circuit with Dual-Transistor Circuit (Recommended for GNSS UART)
Figure 20: Reference Circuit of PCM Application with Audio Codec
Figure 21: Reference Circuit of the Network Status Indicator
Figure 22: Reference Design of STATUS
Figure 23: Reference Design of USB_BOOT Interface
Figure 24: Timing of Turning on Module with USB_BOOT5
Figure 25: Reference Design of Main Antenna Interface
Figure 26: Microstrip Design on a 2-layer PCB
Figure 27: Coplanar Waveguide Design on a 2-layer PCB
Figure 28: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)
Figure 29: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground) 60
Figure 30: Reference Circuit of GNSS Antenna Interface
Figure 31: Dimensions of the U.FL-R-SMT Connector (Unit: mm)
Figure 32: Mechanicals of U.FL-LP Connectors6
Figure 33: Space Factor of Mated Connector (Unit: mm)
Figure 34: Module Top and Side Dimensions74
Figure 35: Module Bottom Dimensions (Bottom View)
Figure 36: Recommended Footprint (Top View)
Figure 37: Top View of the Module
Figure 38: Bottom View of the Module
Figure 39: Recommended Reflow Soldering Thermal Profile
Figure 40: Tape Dimensions
Figure 41: Reel Dimensions8



# 1 Introduction

This document defines BG95 module and describes its air interface and hardware interfaces which are connected with customers' applications.

This document helps customers quickly understand the interface specifications, electrical and mechanical details, as well as other related information of BG95. To facilitate application designs, it also includes some reference designs for customers' reference. The document, coupled with application notes and user guides, makes it easy to design and set up mobile applications with BG95.



# 1.1. Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating BG95 module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals supplied with the product. If not so, Quectel assumes no liability for any user's failure to observe these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember using emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as mobile phone or other cellular terminals. Areas with potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.



# **2** Product Concept

# 2.1. General Description

BG95 is a series of embedded IoT (LTE Cat M1, LTE Cat NB2 and EGPRS) wireless communication modules. It provides data connectivity on LTE-FDD and GPRS/EGPRS networks, and supports half-duplex operation in LTE network. It also provides optional GNSS and voice\* 1) functionality to meet customers' specific application demands.

**Table 1: Version Selection for BG95 Series Modules** 

Version	Cat M1	Cat NB2 <sup>2)</sup>	GSM	Wi-Fi Positioning	GNSS
BG95-M1	Support	/	/	/	Optional
BG95-M2	Support	Support	/	/	Optional
BG95-M3	Support	Support	Support	/	Optional
BG95-N1	/	Support	/	/	Optional
BG95-M4	Support	Support	/	/	Optional
BG95-M5	Support	Support	Support	/	Optional
BG95-MF (Planning)	Support	Support	/	Support	Optional

Table 2: Frequency Bands and GNSS Types of BG95 Series Modules

Module	Supported Bands	LTE Bands Power Class	GNSS (Optional)
BG95-M1	Cat M1 Only: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/B27/ B28/B66/B85	Power Class 5 (21 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS



BG95-M2	Cat M1: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/ B27/B28/B66/B85 Cat NB2: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B18/B19/B20/B25/B26/B28/B66/ B71/B85	Power Class 5 (21 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS
BG95-M3	Cat M1: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/B27/ B28/B66/B85 Cat NB2: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B18/B19/B20/B25/B26/ B28/B66/B71/B85 EGPRS: 850/900/1800/1900 MHz	Power Class 5 (21 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS
BG95-N1	Cat NB2 Only: LTE FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B18/B19/B20/B25/B26/ B28/B66/B71/B85	Power Class 5 (21 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS
BG95-M4	Cat M1: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/B27/ B28/B31/B66/B72/B73/B85 Cat NB2: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B18/B19/B20/B25/B26/B28/B31/ B66/B72/B73/B85	Power Class 5 (21 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS
BG95-M5	Cat M1: LTE-FDD: B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/B27/ B28/B66/B85 Cat NB2: LTE-FDD:	Power Class 3 (23 dBm)	GPS, GLONASS, BeiDou, Galileo, QZSS



B1/B2/B3/B4/B5/B8/B12/B13/

B18/B19/B20/B25/B26/B28/B66/

B71/B85

**EGPRS**:

850/900/1800/1900 MHz

Cat M1:

LTE-FDD:

B1/B2/B3/B4/B5/B8/B12/B13/ B14/B18/B19/B20/B25/B26/B27/

B28/B66/B85

BG95-MF Cat NB2:

(Planning)

Power Class 5 (21 dBm)

B1/B2/B3/B4/B5/B8/B12/B13/

B28/B66/B71/B85

B18/B19/B20/B25/B26/

Wi-Fi (For Positioning Only):

2.4 GHz

GPS.

GF3,

GLONASS, BeiDou,

Galileo, QZSS

# **NOTES**

- 1. 1) BG95 series modules support VoLTE (Voice over LTE) under LTE Cat M1 and CS voice under GSM
- 2. 2) LTE Cat NB2 is backward compatible with LTE Cat NB1.
- 3. BG95-MF is still under planning. Therefore, details of it is currently not included and will be added in a future release of this document.
- 4. GNSS function is optional.
- 5. "\*" means under development.

With a compact profile of 23.6 mm  $\times$  19.9 mm  $\times$  2.2 mm, BG95 can meet almost all requirements for M2M applications such as smart metering, tracking system, security, wireless POS, etc.

BG95 is an SMD type module which can be embedded into applications through its 102 LGA pads. It supports internet service protocols like TCP, UDP and PPP. Extended AT commands have been developed for customers to use these internet service protocols easily.

# 2.2. Key Features

The following table describes the detailed features of BG95 series modules.



Table 3: Key Features of BG95 Series Modules

Features	Details
	BG95-M1/-M2/-N1:
	<ul> <li>Supply voltage <sup>1)</sup>: 2.6–4.8 V</li> </ul>
	Typical supply voltage: 3.3 V
Dawar Cumhi	BG95-M3/-M5:
Power Supply	<ul> <li>Supply voltage: 3.3–4.3 V</li> </ul>
	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>
	BG95-M4:
	Typical supply voltage: 3.8 V
	<ul> <li>Class 5 (21 dBm +1.7/-3 dB) for LTE-FDD bands</li> </ul>
	<ul> <li>Class 3 (23 dBm ±2 dB) for LTE-FDD bands</li> </ul>
	<ul> <li>Class 4 (33 dBm ±2 dB) for GSM850</li> </ul>
	<ul> <li>Class 4 (33 dBm ±2 dB) for EGSM900</li> </ul>
Transmitting Dower	<ul> <li>Class 1 (30 dBm ±2 dB) for DCS1800</li> </ul>
Transmitting Power	<ul> <li>Class 1 (30 dBm ±2 dB) for PCS1900</li> </ul>
	<ul> <li>Class E2 (27 dBm ±3 dB) for GSM850 8-PSK</li> </ul>
	<ul> <li>Class E2 (27 dBm ±3 dB) for EGSM900 8-PSK</li> </ul>
	<ul> <li>Class E2 (26 dBm ±3 dB) for DCS1800 8-PSK</li> </ul>
	<ul> <li>Class E2 (26 dBm ±3 dB) for PCS1900 8-PSK</li> </ul>
	Support 3GPP Rel. 14
	Support LTE Cat M1 and LTE Cat NB2
	<ul> <li>Support 1.4 MHz RF bandwidth for LTE Cat M1</li> </ul>
LTE Features	<ul> <li>Support 200 KHz RF bandwidth for LTE Cat NB2</li> </ul>
	<ul> <li>Cat M1: Max. 588 kbps (DL)/1119 kbps (UL)</li> </ul>
	<ul> <li>Cat NB2: Max. 127 kbps (DL)/158.5 kbps (UL)</li> </ul>
	GPRS:
	<ul> <li>Support GPRS multi-slot class 33 (33 by default)</li> </ul>
	<ul> <li>Coding scheme: CS-1, CS-2, CS-3 and CS-4</li> </ul>
	<ul> <li>Max. 107 kbps (DL), Max. 85.6 kbps (UL)</li> </ul>
	EDGE:
GSM Features	<ul> <li>Support EDGE multi-slot class 33 (33 by default)</li> </ul>
	<ul> <li>Support GMSK and 8-PSK for different MCS (Modulation and Coding</li> </ul>
	Scheme)
	<ul> <li>Downlink coding schemes: CS 1-4 and MCS 1-9</li> </ul>
	<ul> <li>Uplink coding schemes: CS 1-4 and MCS 1-9</li> </ul>
	<ul> <li>Max. 296 kbps (DL), Max. 236.8 kbps (UL)</li> </ul>
	<ul> <li>Support PPP/TCP/UDP/SSL/TLS/FTP(S)/HTTP(S)/NITZ/PING/MQTT/</li> </ul>
Internet Protocol	CoAP protocols
Features	<ul> <li>Support PAP (Password Authentication Protocol) and CHAP</li> </ul>
i cataros	(Challenge Handshake Authentication Protocol) protocols which are
	usually used for PPP connections



	Text and PDU mode  Point to point MO and MT.
SMS	<ul> <li>Point to point MO and MT</li> <li>SMS cell broadcast</li> </ul>
	SMS storage: ME by default
(U)SIM Interface	Support 1.8 V USIM/SIM card only
PCM Interface*	Support one digital audio interface: PCM interface
	<ul> <li>Compliant with USB 2.0 specification (slave only)</li> </ul>
	<ul> <li>Support operations at low-speed and full-speed</li> </ul>
USB Interface	<ul> <li>Used for AT command communication, data transmission, GNSS</li> </ul>
USB interface	NMEA output, software debugging and firmware upgrade
	<ul> <li>Support USB serial drivers for Windows 7/8/8.1/10, Linux 2.6–5.4,</li> </ul>
	Android 4.x/5.x/6.x/7.x/8.x/9.x
	Main UART:
	<ul> <li>Used for data transmission and AT command communication</li> </ul>
	<ul> <li>115200 bps baud rate by default</li> </ul>
	<ul> <li>The default frame format is 8N1 (8 data bits, no parity, 1 stop bit)</li> </ul>
	<ul> <li>Support RTS and CTS hardware flow control</li> </ul>
UART Interfaces	Debug UART:
	<ul> <li>Used for software debugging and log output</li> </ul>
	<ul> <li>Support 115200 bps baud rate</li> </ul>
	GNSS UART:
	<ul> <li>Used for GNSS data and NMEA sentences output</li> </ul>
	<ul> <li>115200 bps baud rate by default</li> </ul>
CNICC (Ontional)	<ul> <li>Gen9 VT of Qualcomm (GPS, GLONASS, BeiDou, Galileo and QZSS)</li> </ul>
GNSS (Optional)	<ul> <li>1 Hz data update rate by default</li> </ul>
AT 0	3GPP TS 27.007 and 3GPP TS 27.005 AT commands, as well as Quectel
AT Commands	enhanced AT commands
Network Indication	One NET_STATUS pin for network connectivity status indication
Antenna Interfaces	Main antenna (ANT_MAIN) and GNSS antenna (ANT_GNSS) interfaces
Physical Characteristics	<ul> <li>Dimensions: (23.6 ±0.15) mm × (19.9 ±0.15) mm × (2.2 ±0.20) mm</li> </ul>
	Weight: approx. 2.15 g
	<ul> <li>Operation temperature range: -35 °C to +75 °C <sup>1)</sup></li> </ul>
Temperature Range	<ul> <li>Extended temperature range: -40 °C to +85 °C <sup>2)</sup></li> </ul>
	<ul> <li>Storage temperature range: -40 °C to +90 °C</li> </ul>
Firmware Upgrade	USB interface, DFOTA*
RoHS	All hardware components are fully compliant with EU RoHS directive



- 1. ¹) For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should be higher than 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. In order to ensure full-function mode, the minimum power supply voltage should be higher than 2.8 V.
- 2. 2) Within operation temperature range, the module is 3GPP compliant.
- 3. <sup>3)</sup> Within extended temperature range, the module remains the ability to establish and maintain functions such as SMS and data transmission, without any unrecoverable malfunction. Radio spectrum and radio network will not be influenced, while one or more specifications, such as Pout, may exceed the specified tolerances of 3GPP. When the temperature returns to the normal operation temperature levels, the module will meet 3GPP specifications again.
- 4. "\*" means under development.

# 2.3. Functional Diagram

The following figure shows a block diagram of BG95 and illustrates the major functional parts.

- Power management
- Baseband
- Radio frequency
- Peripheral interfaces






Figure 1: Functional Diagram

- 1. eSIM function is optional. If eSIM is selected, then any external (U)SIM cannot be used.
- 2. PWRKEY output voltage is 1.5 V because of the voltage drop inside the Qualcomm chipset. Due to platform limitations, the chipset has integrated the reset function into PWRKEY. Therefore, PWRKEY should never be pulled down to GND permanently.
- 3. RESET\_N is connected directly to PWRKEY inside the module.
- 4. ADC0 and ADC1 cannot be used simultaneously, as ADC1 is connected directly to ADC0 inside the module. BG95 supports use of only one ADC interface at a time: either ADC0 or ADC1.

#### 2.4. Evaluation Board

In order to facilitate application development with BG95 conveniently, Quectel supplies the evaluation board (EVB), USB to RS-232 converter cable, USB data cable, earphone, antenna and other peripherals to control or test the module. For more details, please refer to **document [1]**.



# 3 Application Interfaces

BG95 is equipped with 102 LGA pads that can be connected to various cellular application platforms. The subsequent chapters will provide detailed descriptions of the following interfaces:

- Power supply
- PON\_TRIG Interface
- (U)SIM interface
- USB interface
- UART interfaces
- PCM and I2C interfaces\*
- Status indication interfaces
- USB BOOT interface
- ADC interfaces
- GPIO interfaces\*
- GRFC interfaces

**NOTE** 

"\*" means under development.



# 3.1. Pin Assignment

The following figure shows the pin assignment of BG95.




Figure 2: Pin Assignment (Top View)



- 1. ADC0 and ADC1 cannot be used simultaneously, as ADC1 is connected directly to ADC0 inside the module. The module supports use of only one ADC interface at a time: either ADC0 or ADC1.
- 2. PWRKEY output voltage is 1.5 V because of the voltage drop inside the Qualcomm chipset. Due to platform limitations, the chipset has integrated the reset function into PWRKEY. Therefore, PWRKEY should never be pulled down to GND permanently.
- 3. RESET\_N is connected directly to PWRKEY inside the module.
- 4. GNSS\_TXD (pin 27) and GRFC2 (pin 84) are BOOT\_CONFIG pins. They should not be pulled up before startup.
- 5. BG95-M4 does not support GRFC interfaces.
- 6. Keep all RESERVED pins and unused pins unconnected.
- 7. GND pins should be connected to ground in the design.

# 3.2. Pin Description

The following tables show the pin definition and description of BG95.

Table 4: Definition of I/O Parameters

Туре	Description
AI	Analog Input
AO	Analog Output
DI	Digital Input
DO	Digital Output
Ю	Bidirectional
PI	Power Input
РО	Power Output



**Table 5: Pin Description** 

Power Supply	Power Supply						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment		
				BG95-M1/-M2/-N1: Vmax = 4.8 V Vmin = 2.6 V Vnorm = 3.3 V			
VBAT_BB	32, 33	PI	Power supply for the module's baseband part	BG95-M3/-M5: Vmax = 4.3 V Vmin = 3.3 V Vnorm = 3.8 V	Please refer to NOTE 1		
				<b>BG95-M4:</b> Vnorm = 3.8 V			
				BG95-M1/-M2/-N1: Vmax = 4.8 V Vmin = 2.6 V Vnorm = 3.3 V			
VBAT_RF	52, 53	PI	Power supply for the module's RF part	BG95-M3/-M5: Vmax = 4.3 V Vmin = 3.3 V Vnorm = 3.8 V	Please refer to NOTE 1		
				<b>BG95-M4:</b> Vnorm = 3.8 V			
VDD_EXT	29	РО	1.8 V output power supply for external circuits	Vnorm = 1.8 V Iomax = 50 mA	If unused, keep this pin open		
GND	3, 31, 48, 50, 54, 55, 58, 59, 61, 62, 67–74, 79–82, 89–91, 100–102		Ground				
Turn on/off							
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment		



PWRKEY	15	DI	Turn on/off the $V$ norm = 1.5 V module $V_{IL}$ max = 0.45 V		PWRKEY should never be pulled down to GND permanently.	
Reset						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
RESET_N	17	DI	Reset the $V_{IL}max = 0.45 V$			
Status Indication						
Pin Name	n Name Pin No. I/O Description DC Characteristics		DC Characteristics	Comment		
PSM_IND*	1	DO	Power saving mode indication	$V_{OH}$ min = 1.35 V $V_{OL}$ max = 0.45 V	1.8 V power domain. If unused, keep this pin open.	
STATUS	20	DO	Module operation status indication	$V_{OH}$ min = 1.35 V $V_{OL}$ max = 0.45 V	1.8 V power domain.  If unused, keep this pin open.	
NET_STATUS	21	DO	Indicate the module's network activity status	$V_{OH}$ min = 1.35 V $V_{OL}$ max = 0.45 V	1.8 V power domain. If unused, keep this pin open.	
USB Interface						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
USB_VBUS	8	Al	USB connection detection	Vnorm = 5.0 V	Typical 5.0 V	
USB_DP	9	Ю	USB differential data (+)		Compliant with USB 2.0 standard	
USB_DM	10	Ю	USB differential data (-)		<ul><li>specification.</li><li>Require differential impedance of 90 Ω.</li></ul>	
(U)SIM Interfac	е					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
USIM_DET*	42	DI	(U)SIM card hot-plug detection	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
USIM_VDD	43	РО	(U)SIM card power supply	Vmax = 1.9 V Vmin = 1.7 V	Only 1.8 V (U)SIM card is supported.	



Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
Debug UART I	nterface					
MAIN_RI	39	DO	Main UART ring indication	V <sub>OL</sub> max = 0.45 V V <sub>OH</sub> min = 1.35 V  1.8 V power domain If unused, keep this pin open.		
MAIN_DCD	38	DO	Main UART data carrier detect	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$	1.8 V power domain. If unused, keep this pin open.	
MAIN_RTS	37	DI	Main UART request to send	$V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.	
MAIN_CTS	36	DO	Main UART clear to send	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V	1.8 V power domain. If unused, keep this pin open.	
MAIN_TXD	35	DO	Main UART transmit	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V	1.8 V power domain. If unused, keep this pin open.	
MAIN_RXD	34	DI	Main UART receive	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
MAIN_DTR	30	DI	Main UART data terminal ready	$V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.	
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
Main UART Int	erface					
USIM_GND	47		(U)SIM card ground			
USIM_CLK	46	DO	(U)SIM card clock	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V		
USIM_DATA	45	Ю	(U)SIM card data	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V $V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V		
USIM_RST	44	DO	(U)SIM card reset	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V		



22	DI Debug UART $V_{IL}max = 0.0$ receive $V_{IH}min = 1.2$		$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.		
23	DO	Debug UART $V_{OL}$ max = 0.45 V transmit $V_{OH}$ min = 1.35 V		1.8 V power domain. If unused, keep this pin open.		
terface						
Pin No.	I/O	Description	DC Characteristics	Comment		
27	DO	GNSS UART transmit	BOOT_CONF Do not pull it to $V_{OL} max = 0.45 \text{ V} \qquad \text{before startup}$ $V_{OH} min = 1.35 \text{ V} \qquad 1.8 \text{ V power d}$ If unused, keepin open.			
28	DI	GNSS UART receive	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.		
Pin No.	I/O	Description	DC Characteristics	Comment		
4	DO	PCM clock	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V	1.8 V power domain. If unused, keep this pin open.		
5	DO	PCM data frame sync	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$	1.8 V power domain. If unused, keep this pin open.		
6	DI	PCM data input	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.		
7	DO	PCM data output	$V_{01} max = 0.45 V$			
	pin open.  12C Interface*					
Pin No.	I/O	Description	DC Characteristics	Comment		
	23 terface Pin No.  27  28  Pin No.  4  5	23 DO  terface  Pin No. I/O  27 DO  Pin No. I/O  4 DO  5 DO  6 DI	23 DO Debug UART transmit  terface  Pin No. I/O Description  27 DO GNSS UART transmit  28 DI GNSS UART receive  Pin No. I/O Description  4 DO PCM clock  5 DO PCM data frame sync  6 DI PCM data input	Debug UART   VILMax = 0.6 V   VIHMIN = 1.2 V   VIHMIN = 1.2 V   VIHMIN = 2.0 V		



					If unused, keep this pin open.	
I2C_SDA	41	OD	I2C serial data (for external codec)		External pull-up resistor is required. 1.8 V only. If unused, keep this pin open.	
Antenna Inter	faces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
ANT_MAIN	60	Ю	Main antenna interface		50 Ω impedance	
ANT_GNSS	49	AI	GNSS antenna interface		50 Ω impedance. If unused, keep this pin open.	
GPIO Interface	es*					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
GPIO1	25	Ю	General-purpose input/output	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V $V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
GPIO2	26	Ю	General-purpose input/output	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V $V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
GPIO3	64	Ю	General-purpose input/output	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V $V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
GPIO4	65	Ю	$V_{IH} max = 2.0 \text{ V}$ $V_{OL} max = 0.45 \text{ V}$ $V_{OH} min = 1.35 \text{ V}$ $V_{IL} min = -0.3 \text{ V}$ $V_{IL} max = 0.6 \text{ V}$ $V_{IH} min = 1.2 \text{ V}$ $V_{IH} max = 2.0 \text{ V}$		1.8 V power domain. If unused, keep this pin open.	



W_DISABLE#*	18	DI	Airplane mode control	$V_{IL}min = -0.3 V$ $V_{IL}max = 0.6 V$	1.8 V power domain. Pulled up by default.
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
Other Interface	Pins				
ADC1	2	Al	General-purpose ADC interface	Voltage range: 0.1–1.8 V	If unused, keep these pins open.
ADC0	24	Al	General-purpose ADC interface	Voltage range: 0.1–1.8 V	ADC0 and ADC1 cannot be used simultaneously.
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC Interfaces					
GPIO9	88	Ю	General-purpose input/output	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$ $V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.
GPIO8	87	Ю	General-purpose input/output	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$ $V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.
GPIO7	86	Ю	General-purpose input/output	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$ $V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.
GPIO6	85	Ю	General-purpose input/output	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$ $V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.
GPIO5	66	Ю	General-purpose input/output	$V_{OL}max = 0.45 \text{ V}$ $V_{OH}min = 1.35 \text{ V}$ $V_{IL}min = -0.3 \text{ V}$ $V_{IL}max = 0.6 \text{ V}$ $V_{IH}min = 1.2 \text{ V}$ $V_{IH}max = 2.0 \text{ V}$	1.8 V power domain. If unused, keep this pin open.



				$V_{IH}min = 1.2 V$ $V_{IH}max = 2.0 V$	When it is in low voltage level, the module can enter airplane mode. If unused, keep this pin open.	
AP_READY*	19	DI	Application processor sleep state detection	$V_{IL}$ min = -0.3 V $V_{IL}$ max = 0.6 V $V_{IH}$ min = 1.2 V $V_{IH}$ max = 2.0 V	1.8 V power domain. If unused, keep this pin open.	
USB_BOOT	75	DI	module into $V_{IL}$ max = 0.6 V  emergency $V_{IH}$ min = 1.2 V		1.8 V power domain. If unused, keep this pin open.	
PON_TRIG	96	DI	Wake up the module from PSM		1.8 V power domain. Rising-edge triggered. Pulled-down by default. If unused, keep this pin open.	
GRFC Interfac	es					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
GRFC1	83	DO	Generic RF controller	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V	1.8 V power domain. If unused, keep this pin open.	
GRFC2	84	DO	Generic RF controller	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V	BOOT_CONFIG. Do not pull it up before startup. 1.8 V power domain. If unused, keep this pin open.	
RESERVED Pins						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
RESERVED	11–14, 16, 51, 56, 57, 63, 76–78,		Reserved		Keep these pins open.	



- 1. For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should be higher than 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. In order to ensure full-function mode, the minimum power supply voltage should be higher than 2.8 V.
- PWRKEY output voltage is 1.5 V because of the voltage drop inside the Qualcomm chipset. Due to
  platform limitations, the chipset has integrated the reset function into PWRKEY. Therefore, PWRKEY
  should never be pulled down to GND permanently.
- 3. RESET\_N is connected directly to PWRKEY inside the module.
- 4. ADC0 and ADC1 cannot be used simultaneously, as ADC1 is connected directly to ADC0 inside the module. The module supports use of only one ADC interface at a time: either ADC0 or ADC1.
- 5. When PSM is enabled, the function of PSM\_IND pin will be activated after the module is rebooted. When PSM\_IND is in high voltage level, the module is in normal operation state, when it is in low voltage level, the module is in PSM. This function is under development currently.
- 6. GNSS\_TXD (pin 27) and GRFC2 (pin 84) are BOOT\_CONFIG pins. They should not be pulled up before startup.
- 7. BG95-M4 does not support GRFC interfaces.
- 8. Keep all RESERVED pins and unused pins unconnected.
- 9. "\*" means under development.

# 3.3. Operating Modes

The table below briefly summarizes the various operating modes of BG95.

**Table 6: Overview of BG95 Operating Modes** 

Mode	Details			
Normal	Connected	Network has been connected. In this mode, the power consumption may vary with the network setting and data transfer rate.		
Operation	Idle	Software is active. The module remains registered on network, and it is ready to send and receive data.		
Extended Idle Mode DRX (e-I-DRX)	BG95 module and the network may negotiate over non-access stratum signaling the use of e-I-DRX for reducing power consumption, while being available for mobile terminating data and/or network originated procedures within a certain delay dependent on the DRX cycle value.			
Airplane Mode	<b>AT+CFUN=4</b> or W_DISABLE#* pin can set the module into airplane mode. In this case, RF function will be invalid.			
Minimum Functionality	AT+CFUN=0 can set the module into a minimum functionality mode without removing the power supply. In this case, both RF function and (U)SIM card will be invalid.			



Mode	
Sleep Mode	In this mode, the current consumption of the module will be reduced to a lower level. During this mode, the module can still receive paging message, SMS and TCP/UDP data from the network normally.
Power OFF Mode	In this mode, the power management unit shuts down the power supply. The software is not active. The serial interfaces are not accessible. But the operating voltage (connected to VBAT_RF and VBAT_BB) remains applied.
Power Saving Mode (PSM)	The module may enter PSM to reduce its power consumption. PSM is similar to power-off, but the module remains registered on the network and there is no need to re-attach or re-establish PDN connections.

- 1. During e-I-DRX, it is recommended to use UART interface for data communication, as the use of USB interface will increase power consumption.
- 2. "\*" means under development.

# 3.4. Power Saving

#### 3.4.1. Airplane Mode

When the module enters airplane mode, the RF function does not work, and all AT commands correlative with RF function will be inaccessible. This mode can be set via the following ways.

#### Hardware:

W\_DISABLE#\* is pulled up by default. Driving it low will let the module enter airplane mode.

#### Software:

AT+CFUN=<fun> provides choice of the functionality level, through setting <fun> into 0, 1 or 4.

- AT+CFUN=0: Minimum functionality mode. Both (U)SIM and RF functions are disabled.
- AT+CFUN=1: Full functionality mode (by default).
- AT+CFUN=4: Airplane mode. RF function is disabled.

#### **NOTES**

 Airplane mode control via W\_DISABLE# is disabled in firmware by default. It can be enabled by AT+QCFG="airplanecontrol" command which is still under development. Details about the command will be provided in *document* [2].



- 2. The execution of AT+CFUN command will not affect GNSS function.
- 3. "\*" means under development.

## 3.4.2. Power Saving Mode (PSM)

BG95 module can enter PSM to reduce its power consumption. The mode is similar to power-off, but the module remains registered on the network and there is no need to re-attach or re-establish PDN connections. So BG95 in PSM cannot immediately respond users' requests.

When the module wants to use the PSM it shall request an Active Time value during every Attach and TAU procedures. If the network supports PSM and accepts that the module uses PSM, it will confirm the usage of PSM by allocating an Active Time value to the module. If the module wants to change the Active Time value, e.g. when the conditions are changed in the module, the module consequently requests the value it wants in the TAU procedure.

If PSM is supported by the network, then it can be enabled via **AT+CPSMS** command.

Either of the following methods will wake up the module from PSM:

- A rising edge on PON\_TRIG will wake up the module from PSM. (Recommended)
- Drive PWRKEY low will wake up the module.
- When the T3412\_Ext timer expires, the module will be woken up automatically.

**NOTE** 

Please refer to document [2] for details about AT+CPSMS command.

#### 3.4.3. Extended Idle Mode DRX (e-I-DRX)

The module (UE) and the network may negotiate over non-access stratum signalling the use of e-I-DRX for reducing its power consumption, while being available for mobile terminating data and/or network originated procedures within a certain delay dependent on the DRX cycle value.

Applications that want to use e-I-DRX need to consider specific handling of mobile terminating services or data transfers, and in particular they need to consider the delay tolerance of mobile terminated data. In order to negotiate the use of e-I-DRX, the UE requests e-I-DRX parameters during attach procedure and RAU/TAU procedure. The EPC may reject or accept the UE request for enabling e-I-DRX. In case the EPC accepts e-I-DRX, the EPC based on operator policies and, if available, the e-I-DRX cycle length value in the subscription data from the HSS, may also provide different values of the e-I-DRX parameters than what was requested by the UE. If the EPC accepts the use of e-I-DRX, the UE applies e-I-DRX based on the received e-I-DRX parameters. If the UE does not receive e-I-DRX parameters in the relevant accept message because the EPC rejected its request or because the request was received by



EPC not supporting e-I-DRX, the UE shall apply its regular discontinuous reception.

If e-I-DRX is supported by the network, then it can be enabled by AT+CEDRXS=1 command.

**NOTE** 

Please refer to document [2] for details about AT+CEDRXS command.

# 3.4.4. Sleep Mode

BG95 is able to reduce its current consumption to a lower value during the sleep mode. The following sub-chapters describe the power saving procedure of BG95.

#### 3.4.4.1. UART Application

If the host communicates with the module via UART interface, the following preconditions can let the module enter sleep mode.

- Execute AT+QSCLK=1 command to enable sleep mode.
- Drive MAIN\_DTR pin high.

The following figure shows the connection between the module and the host.




Figure 3: Sleep Mode Application via UART

- When BG95 has URC to report, MAIN\_RI signal will wake up the host. Please refer to Chapter 3.15 for details about MAIN\_RI behavior.
- Driving the host MAIN\_DTR low will wake up the module.
- AP\_READY\* will detect the sleep state of the host (can be configured to high level or low level detection). Please refer to AT+QCFG="apready" command in document [2] for details.



**NOTE** 

"\*" means under development.

# 3.5. Power Supply

# 3.5.1. Power Supply Pins

BG95 provides the following four VBAT pins for connection with an external power supply. There are two separate voltage domains for VBAT.

- Two VBAT\_RF pins for module's RF part.
- Two VBAT\_BB pins for module's baseband part.

The following table shows the details of VBAT pins and ground pins.

Table 7: VBAT and GND Pins

Pin Name	Pin No.	Description	Module	Min.	Тур.	Max.	Unit
			BG95-M1/-M2/-N1 <sup>1)</sup>	2.6	3.3	4.8	V
VBAT_RF	52, 53	Power supply for the module's RF part	BG95-M3/-M5	3.3	3.8	4.3	V
		·	BG95-M4		3.8		V
		Power supply for the module's baseband part	BG95-M1/-M2/-N1 <sup>1)</sup>	2.6	3.3	4.8	V
VBAT_BB 32, 33	32, 33		BG95-M3/-M5	3.3	3.8	4.3	V
			BG95-M4		3.8		V
GND	3, 31, 48, 50, 54, 55, 58, 59, 61, 62, 67–74, 79–82, 89–91, 100–102	Ground		-	-	-	-



# NOTE

<sup>1)</sup> For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should be higher than 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. In order to ensure full-function mode, the minimum power supply voltage should be higher than 2.8 V.

## 3.5.2. Decrease Voltage Drop

- BG95-M1/-M2/-N1: The power supply range of BG95-M1/-M2/-N1 is from 2.6 V to 4.8 V. For every VBAT transition/re-insertion from 0 V, the minimum power supply voltage should be higher than 2.7 V. After the module starts up normally, the minimum safety voltage is 2.6 V. In order to ensure full-function mode, the minimum power supply voltage should be higher than 2.8 V. Please assure the input voltage will never drop below 2.6 V.
- **BG95-M3/-M5:** The power supply range of the BG95-M3/-M5 is from 3.3 V to 4.3 V. Please assure the input voltage will never drop below 3.3 V.
- **BG95-M4:** The typical power supply of BG95-M4 is 3.8 V.

The following figure shows the voltage drop during burst transmission in 2G network of BG95-M3/-M5. The voltage drop will be less in LTE Cat M1 and/or LTE Cat NB2 networks.




Figure 4: Power Supply Limits during Burst Transmission (BG95-M3/-M5)

To decrease voltage drop, a bypass capacitor of about 100  $\mu$ F with low ESR should be used, and a multi-layer ceramic chip capacitor (MLCC) array should also be reserved due to its low ESR. It is recommended to use three ceramic capacitors (100 nF, 33 pF, 10 pF) for composing the MLCC array, and place these capacitors close to VBAT pins. The main power supply from an external application has to be a single voltage source and can be expanded to two sub paths with star structure. The width of VBAT\_BB trace should be no less than 0.6 mm, and the width of VBAT\_RF trace should be no less than 2 mm. In principle, the longer the VBAT trace is, the wider it will be.

In addition, in order to get a stable power source, it is suggested to use a TVS with low leakage current and suitable reverse stand-off voltage, and also it is recommended to place it as close to the VBAT pins as



possible. The following figure shows the star structure of the power supply.




Figure 5: Star Structure of the Power Supply

## 3.5.3. Monitor the Power Supply

**AT+CBC** command can be used to monitor the VBAT\_BB voltage value. For more details, please refer to **document [2]**.

## 3.6. Turn on and off Scenarios

# 3.6.1. Turn on Module Using the PWRKEY Pin

The following table shows the pin definition of PWRKEY.

**Table 8: Pin Definition of PWRKEY** 

Pin Name	Pin No.	Description	DC Characteristics	Comment
PWRKEY	15	Turn on/off the module	$Vnorm = 1.5 V$ $V_{IL}max = 0.45 V$	The output voltage is 1.5 V because of the voltage drop inside the Qualcomm chipset.

When BG95 is in power off mode, it can be turned on by driving PWRKEY low for 500–1000 ms. It is recommended to use an open drain/collector driver to control the PWRKEY. A simple reference circuit is illustrated in the following figure.






Figure 6: Turn on the Module Using Driving Circuit

Another way to control the PWRKEY is using a button directly. When pressing the key, electrostatic strike may generate from the finger. Therefore, a TVS component is indispensable to be placed nearby the button for ESD protection. A reference circuit is shown in the following figure.




Figure 7: Turn on the Module Using Keystroke

The power on scenario is illustrated in the following figure.






Figure 8: Power-on Timing

- 1. Make sure that VBAT is stable before pulling down PWRKEY pin and keep the interval no less than 30 ms.
- 2. PWRKEY output voltage is 1.5 V because of the voltage drop inside the Qualcomm chipset. Due to platform limitations, the chipset has integrated the reset function into PWRKEY. Therefore, PWRKEY should never be pulled down to GND permanently.

#### 3.6.2. Turn off Module

Either of the following methods can be used to turn off the module:

- Turn off the module through PWRKEY.
- Turn off the module through AT+QPOWD command.



#### 3.6.2.1. Turn off Module through PWRKEY

Driving PWRKEY low for 650–1500 ms, the module will execute power-down procedure after PWRKEY is released.

The power-off scenario is illustrated in the following figure.




Figure 9: Power-off Timing

#### 3.6.2.2. Turn off Module through AT Command

It is also a safe way to use **AT+QPOWD** command to turn off the module, which is similar to turning off the module via PWRKEY.

Please refer to document [2] for details about AT+QPOWD command.

#### 3.7. Reset the Module

RESET\_N is used to reset the module. Due to platform limitations, the chipset has integrated the reset function into PWRKEY, and RESET\_N is connected directly to PWRKEY inside the module.

The module can be reset by driving RESET\_N low for 2-3.8s.



Table 9: Pin Definition of RESET\_N

Pin Name	Pin No.	Description	DC Characteristics	Comment
RESET_N	17	Reset the module	$V_{IL}$ max = 0.45 V	Multiplexed from PWRKEY (connected directly to PWRKEY inside the module).

The reset scenario is illustrated in the following figure.




Figure 10: Reset Timing

The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver or button can be used to control the RESET\_N pin.




Figure 11: Reference Circuit of RESET\_N by Using Driving Circuit






Figure 12: Reference Circuit of RESET\_N by Using Button

NOTE

Please assure that there is no large capacitance on RESET\_N pin.

# 3.8. PON\_TRIG Interface

BG95 provides one PON\_TRIG pin which is used to wake up the module from PSM. When the pin detects a rising edge, the module will be woken up from PSM.

Table 10: Pin Definition of PON\_TRIG Interface

Pin Name	Pin No.	I/O	Description	Comment
PON_TRIG	96	DI	Wake up the module from PSM	Rising-edge triggered. Pulled-down by default. 1.8 V power domain.

A reference circuit is shown in the following figure.






Figure 13: Reference Circuit of PON\_TRIG

NOTE

VDD\_1V8 is provided by an external LDO.

# 3.9. (U)SIM Interface

BG95 supports 1.8 V (U)SIM card only. The (U)SIM interface circuitry meets ETSI and IMT-2000 requirements.

Table 11: Pin Definition of (U)SIM Interface

Pin No.	I/O	Description	Comment
42	DI	(U)SIM card hot-plug detection	1.8 V power domain.
43	РО	(U)SIM card power supply	Only 1.8 V (U)SIM card is supported.
44	DO	(U)SIM card reset	1.8 V power domain.
45	Ю	(U)SIM card data	1.8 V power domain.
46	DO	(U)SIM card clock	1.8 V power domain.
47		(U)SIM card ground	
	42 43 44 45 46	42 DI 43 PO 44 DO 45 IO 46 DO	42 DI (U)SIM card hot-plug detection  43 PO (U)SIM card power supply  44 DO (U)SIM card reset  45 IO (U)SIM card data  46 DO (U)SIM card clock



BG95 supports (U)SIM card hot-plug via the USIM\_DET pin, and both high and low level detections are supported. The function is disabled by default, and please refer to **AT+QSIMDET** command in **document** [2] for more details.

The following figure shows a reference design of (U)SIM interface with an 8-pin (U)SIM card connector.




Figure 14: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector

If (U)SIM card detection function is not needed, please keep USIM\_DET unconnected. A reference circuit for (U)SIM interface with a 6-pin (U)SIM card connector is illustrated in the following figure.




Figure 15: Reference Circuit of (U)SIM Interface with a 6-Pin (U)SIM Card Connector



In order to enhance the reliability and availability of the (U)SIM card in applications, please follow the criteria below in (U)SIM circuit design:

- Keep the placement of (U)SIM card connector as close to the module as possible. Keep the trace length as less than 200 mm as possible.
- Keep (U)SIM card signals away from RF and VBAT traces.
- Assure the ground between the module and the (U)SIM card connector short and wide. Keep the
  trace width of ground and USIM\_VDD no less than 0.5 mm to maintain the same electric potential.
  Make sure the bypass capacitor between USIM\_VDD and USIM\_GND less than 1 μF, and place it as
  close to (U)SIM card connector as possible. If the system ground plane is complete, USIM\_GND can
  be connected to the system ground directly.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with surrounded ground. USIM\_RST should also be ground shielded.
- In order to offer good ESD protection, it is recommended to add a TVS diode array with parasitic capacitance not exceeding 15 pF. In order to facilitate debugging, it is recommended to reserve series resistors for the (U)SIM signals of the module. The 33 pF capacitors are used for filtering interference of EGSM900. Please note that the (U)SIM peripheral circuit should be close to the (U)SIM card connector.
- The pull-up resistor on USIM\_DATA line can improve anti-jamming capability when long layout trace and sensitive occasion are applied, and should be placed close to the (U)SIM card connector.

#### **NOTES**

- 1. eSIM function is optional. If eSIM is selected, then the external (U)SIM cannot be used simultaneously.
- 2. "\*" means under development.

#### 3.10. USB Interface

BG95 contains one integrated Universal Serial Bus (USB) interface which complies with the USB 2.0 specification and supports operation at low-speed (1.5 Mbps) and full-speed (12 Mbps) modes. The USB interface is used for AT command communication, data transmission, software debugging and firmware upgrade. The following table shows the pin definition of USB interface.

Table 12: Pin Definition of USB Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	8	Al	USB connection detection	Typical 5.0 V
USB_DP	9	Ю	USB differential data (+)	Require differential impedance of



USB_DM	10	Ю	USB differential data (-)	90 Ω
GND	3		Ground	

For more details about USB 2.0 specification, please visit <a href="https://www.usb.org/">https://www.usb.org/</a>.

The USB interface is recommended to be reserved for firmware upgrade in application designs. The following figure shows a reference design of USB interface.




Figure 16: Reference Design of USB Interface

In order to ensure the integrity of USB data line signal, components R1 and R2 should be placed close to the module. The extra stubs of trace must be as short as possible.

The following principles should be complied with while designing the USB interface, so as to meet USB 2.0 specification.

- It is important to route the USB signal traces as differential pairs with ground surrounded. The impedance of USB differential trace is  $90 \Omega$ .
- Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- Junction capacitance of the ESD protection device might cause influences on USB data lines, so
  please pay attention to the selection of the device. Typically, the stray capacitance should be less
  than 2 pF.
- Keep the ESD protection devices as close to the USB connector as possible.

NOTE

BG95 can only be used as a slave device.



#### 3.11. UART Interfaces

The module provides three UART interfaces: the main UART, debug UART and the GNSS UART interfaces. Features of them are illustrated below:

- The main UART interface supports 9600 bps, 19200 bps, 38400 bps, 57600 bps, 115200 bps, 230400 bps, 460800 bps and 921600 bps baud rates, and the default is 115200 bps. It is used for data transmission and AT command communication, and supports RTS and CTS hardware flow control. The default frame format is 8N1 (8 data bits, no parity, 1 stop bit).
- The debug UART interface supports a fixed baud rate of 115200 bps, and is used for software debugging and log output.
- The GNSS UART interface supports 115200 bps baud rate by default, and is used for GNSS data and NMEA sentences output.

The following tables show the pin definition of the three UART interfaces.

Table 13: Pin Definition of Main UART Interface

Pin Name	Pin No.	I/O	Description	Comment
MAIN_DTR	30	DI	Main UART data terminal ready	1.8 V power domain
MAIN_RXD	34	DI	Main UART receive	1.8 V power domain
MAIN_TXD	35	DO	Main UART transmit	1.8 V power domain
MAIN_CTS	36	DO	Main UART clear to send	1.8 V power domain
MAIN_RTS	37	DI	Main UART request to send	1.8 V power domain
MAIN_DCD	38	DO	Main UART data carrier detect	1.8 V power domain
MAIN_RI	39	DO	Main UART ring indication	1.8 V power domain

#### **NOTE**

**AT+IPR** command can be used to set the baud rate of the main UART interface, and **AT+IFC** command can be used to set the hardware flow control (the function is disabled by default). Please refer to **document [2]** for more details about these AT commands.



Table 14: Pin Definition of Debug UART Interface

Pin Name	Pin No.	I/O	Description	Comment
DBG_RXD	22	DI	Debug UART receive	1.8 V power domain
DBG_TXD	23	DO	Debug UART transmit	1.8 V power domain

**Table 15: Pin Definition of GNSS UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
GNSS_TXD	27	DO	GNSS UART transmit	BOOT_CONFIG.  Do not pull it up before startup.  1.8 V power domain
GNSS_RXD	28	DI	GNSS UART receive	1.8 V power domain

NOTE

GNSS\_TXD is a BOOT\_CONFIG pin. It should not be pulled up before startup.

The logic levels of UART interfaces are described in the following table.

Table 16: Logic Levels of Digital I/O

Parameter	Min.	Max.	Unit
V <sub>IL</sub>	-0.3	0.6	V
V <sub>IH</sub>	1.2	2.0	V
V <sub>OL</sub>	0	0.45	V
Voн	1.35	1.8	V

The module provides 1.8 V UART interfaces. A voltage-level translator should be used if customers' application is equipped with a 3.3 V UART interface. The voltage-level translator TXS0108EPWR provided by *Texas Instruments* is recommended. The following figure shows a reference design of the main UART interface.






Figure 17: Main UART Reference Design (Translator Chip)

Please visit <a href="http://www.ti.com/">http://www.ti.com/</a> for more information.

Another example with transistor translation circuit is shown as below. For the design of circuits in dotted lines, please refer to that of circuits in solid lines, but please pay attention to the direction of connection.




Figure 18: Main UART Reference Design (Transistor Circuit)

NOTE

Transistor circuit solution is not suitable for applications with high baud rates exceeding 460 kbps.






Figure 19: Reference Circuit with Dual-Transistor Circuit (Recommended for GNSS UART)

#### **NOTE**

GNSS\_TXD is a BOOT\_CONFIG pin (pin 27), therefore voltage-level translation IC solution with pull-up circuit or signal transistor/MOSFET circuit is not applicable to it. The dual-transistor circuit solution is recommended for GNSS UART.

# 3.12. PCM and I2C Interfaces\*

BG95 provides one Pulse Code Modulation (PCM) digital interface and one I2C interface. The following table shows the pin definition of the two interfaces which can be applied on audio codec design.



Table 17: Pin Definition of PCM and I2C Interfaces

Pin Name	Pin No.	I/O	Description	Comment
PCM_CLK	4	DO	PCM clock	1.8 V power domain.
PCM_SYNC	5	DO	PCM data frame sync	1.8 V power domain.
PCM_DIN	6	DI	PCM data input	1.8 V power domain.
PCM_DOUT	7	DO	PCM data output	1.8 V power domain.
I2C_SCL	40	OD	I2C serial clock (for external codec)	Require external pull-up to 1.8 V.
I2C_SDA	41	OD	I2C serial data (for external codec)	Require external pull-up to 1.8 V.

The following figure shows a reference design of PCM and I2C interfaces with an external codec IC.




Figure 20: Reference Circuit of PCM Application with Audio Codec

NOTE

"\*" means under development.

# 3.13. Network Status Indication

BG95 provides one network status indication pin: NET\_STATUS. The pin is used to drive a network status indication LED. The following tables describe the pin definition and logic level changes of NET\_STATUS in different network activity status.



Table 18: Pin Definition of NET\_STATUS

Pin Name	Pin No.	I/O	Description	Comment
NET_STATUS	21	DO	Module network activity status indication	1.8 V power domain

Table 19: Working State of NET\_STATUS

Pin Name	Logic Level Changes	Network Status
	Flicker slowly (200 ms High/1800 ms Low)	Network searching
NET STATUS	Flicker slowly (1800 ms High/200 ms Low)	Idle
NET_STATUS	Flicker quickly (125 ms High/125 ms Low)	Data transfer is ongoing
	Always high	Voice calling

A reference circuit is shown in the following figure.




Figure 21: Reference Circuit of the Network Status Indicator

# **3.14. STATUS**

The STATUS pin is used to indicate the operation status of BG95. It will output high level when the module is powered on.

The following table describes the pin definition of STATUS.



**Table 20: Pin Definition of STATUS** 

Pin Name	Pin No.	I/O	Description	Comment
STATUS	20	DO	Module operation status indication	1.8 V power domain

The following figure shows a reference circuit of STATUS.




Figure 22: Reference Design of STATUS

# 3.15. Behaviors of MAIN\_RI

AT+QCFG="risignaltype","physical" command can be used to configure MAIN\_RI pin behavior.

No matter on which port URC is presented, URC will trigger the behavior of MAIN\_RI pin. The default behaviors of MAIN\_RI pin are shown as below.

Table 21: Default Behaviors of MAIN\_RI Pin

State	Response
Idle	MAIN_RI keeps in high level.
URC	MAIN_RI outputs 120 ms low pulse when a new URC returns.

The default MAIN\_RI pin behaviors can be configured flexibly by **AT+QCFG="urc/ri/ring"** command. For more details about **AT+QCFG\***, please refer to *document* [2].

# NOTES

1. URC can be outputted from UART port, USB AT port and USB modem port, through configuration via **AT+QURCCFG** command. The default port is USB AT port.



2. "\*" means under development.

# 3.16. USB\_BOOT Interface

BG95 provides a USB\_BOOT pin. During development or factory production, USB\_BOOT can force the module to boot from USB port for firmware upgrade.

Table 22: Pin Definition of USB\_BOOT Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	75	DI	Force the module into emergency download mode	<ul><li>1.8 V power domain.</li><li>Active high.</li><li>If unused, keep it open.</li></ul>

The following figure shows a reference circuit of USB\_BOOT interface.




Figure 23: Reference Design of USB\_BOOT Interface

The following figure shows the timing of USB\_BOOT.






Figure 24: Timing of Turning on Module with USB\_BOOT

# NOTES

- 1. It is recommended to reserve the above circuit design during application design.
- 2. Please make sure that VBAT is stable before pulling down PWRKEY. It is recommended that the time between powering up VBAT and pulling down PWRKEY is no less than 30 ms.
- When using MCU to control the module entering emergency download mode, please follow the above timing sequence. Connecting the test points as shown in *Figure 23* can manually force the module to enter download mode.

#### 3.17. ADC Interfaces

The module provides two analog-to-digital converter (ADC) interfaces but only one ADC interface can be used at a time. ADC1 is connected directly to ADC0 inside the module.

AT+QADC=0 command can be used to read the voltage value on the ADC being used. For more details about the AT command, please refer to *document* [2].

In order to improve the accuracy of ADC voltage values, the trace of ADC should be ground surrounded.



**Table 23: Pin Definition of ADC Interface** 

Pin Name	Pin No.	I/O	Description	Comment
ADC0	24	Al	General-purpose ADC interface	ADC0 and ADC1  cannot be used
ADC1	2	Al	General-purpose ADC interface	simultaneously.

The following table describes the characteristics of ADC interfaces.

**Table 24: Characteristics of ADC Interfaces** 

Parameter	Min.	Тур.	Max.	Unit
Voltage Range	0.1		1.8	V
Resolution (LSB)		64.979		μV
Analog Bandwidth		500		kHz
Sample Clock		4.8		MHz
Input Resistance	10			ΜΩ

#### **NOTES**

- 1. ADC input voltage must not exceed 1.8 V.
- 2. It is prohibited to supply any voltage to ADC pin when VBAT is removed.
- 3. It is recommended to use resistor divider circuit for ADC application, and the divider resistor accuracy should be no less than 1%.
- 4. ADC0 and ADC1 cannot be used simultaneously, as ADC1 is connected directly to ADC0 inside the module.

# 3.18. GPIO Interfaces\*

The module provides nine general-purpose input and output (GPIO) interfaces. **AT+QCFG="gpio"\*** command can be used to configure the status of GPIO pins. For more details about the AT command, please refer to **document [2]**.



**Table 25: Pin Definition of GPIO Interfaces** 

Pin Name	Pin No.	Description
GPIO1	25	General-purpose input/output
GPIO2	26	General-purpose input/output
GPIO3	64	General-purpose input/output
GPIO4	65	General-purpose input/output
GPIO5	66	General-purpose input/output
GPIO6	85	General-purpose input/output
GPIO7	86	General-purpose input/output
GPIO8	87	General-purpose input/output
GPIO9	88	General-purpose input/output

The following table describes the characteristics of GPIO interfaces.

**Table 26: Logic Levels of GPIO Interfaces** 

Parameter	Min.	Max.	Unit
V <sub>IL</sub>	-0.3	0.6	V
V <sub>IH</sub>	1.2	2.0	V
V <sub>OL</sub>	0	0.45	V
V <sub>OH</sub>	1.35	1.8	V

NOTE

"\*" means under development.

# 3.19. GRFC Interfaces

The module provides two generic RF control interfaces for the control of external antenna tuners.



#### **Table 27: Pin Definition of GRFC Interfaces**

Pin Name	Pin No.	Description	Comments
GRFC1	83	Generic RF controller	1.8 V power domain.
GRFC2	84	Generic RF controller	BOOT_CONFIG.  Do not pull it up before startup.  1.8 V power domain.

# **Table 28: Logic Levels of GRFC Interfaces**

Parameter	Min.	Max.	Unit
V <sub>OL</sub>	0	0.45	V
V <sub>OH</sub>	1.35	1.8	V

#### Table 29: Truth Table of GRFC Interfaces

GRFC1 Level	GRFC2 Level	Frequency Range (MHz)	Band
Low	Low	880–2200	B1, B2, B3, B4, B8, B25, B66
Low	High	791–894	B5, B18, B19, B20, B26, B27
High	Low	698–803	B12, B13, B14, B28, B85
High	High	617–698	B71

# **NOTES**

- 1. GRFC2 (pin 84) is a BOOT\_CONFIG pin. It should not be pulled up before startup.
- 2. BG95-M4 does not support GRFC interfaces.



# **4** GNSS Receiver

# 4.1. General Description

BG95 includes a fully integrated global navigation satellite system solution that supports Gen9 VT of Qualcomm (GPS, GLONASS, BeiDou, Galileo and QZSS).

The module supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default.

By default, BG95 GNSS engine is switched off. It has to be switched on via AT command. For more details about GNSS engine technology and configurations, please refer to *document* [3].

#### 4.2. GNSS Performance

The following table shows the GNSS performance of BG95.

**Table 30: GNSS Performance** 

Parameter	Description	Conditions	Тур.	Unit
	Cold start	Autonomous	-146	dBm
Sensitivity (GNSS)	Reacquisition	Autonomous	-157	dBm
. ,	Tracking	Autonomous	-157	dBm
	Cold start @open sky  Warm start @open sky	Autonomous	TBD	S
TTFF		XTRA enabled	TBD	S
(GNSS)		Autonomous	TBD	S
		XTRA enabled	TBD	S



	Hot start	Autonomous	TBD	S
	@open sky	XTRA enabled	TBD	S
Accuracy (GNSS)	CEP-50	Autonomous @open sky	< 3	m

# **NOTES**

- 1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
- 2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock.
- 3. Cold start sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing cold start command.

# 4.3. Layout Guidelines

The following layout guidelines should be taken into account in application designs.

- Maximize the distance between GNSS antenna and main antenna.
- Digital circuits such as (U)SIM card, USB interface, camera module, display connector and SD card should be kept away from the antennas.
- Use ground vias around the GNSS trace and sensitive analog signal traces to provide coplanar isolation and protection.
- Keep 50  $\Omega$  characteristic impedance for ANT\_GNSS trace.

Please refer to *Chapter 5* for GNSS antenna reference design and antenna installation information.



# 5 Antenna Interfaces

BG95 includes a main antenna interface and a GNSS antenna interface. The antenna ports have an impedance of 50  $\Omega$ .

# **5.1. Main Antenna Interface**

#### 5.1.1. Pin Definition

The pin definition of main antenna interface is shown below.

**Table 31: Pin Definition of Main Antenna Interface** 

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	60	Ю	Main antenna interface	50 $\Omega$ characteristic impedance

# **5.1.2. Operating Frequency**

**Table 32: BG95 Operating Frequency** 

3GPP Band	Transmit	Receive	Unit
LTE-FDD B1	1920–1980	2110–2170	MHz
LTE-FDD B2, PCS1900	1850–1910	1930–1990	MHz
LTE-FDD B3, DCS1800	1710–1785	1805–1880	MHz
LTE-FDD B4	1710–1755	2110–2155	MHz
LTE-FDD B5, GSM850	824–849	869–894	MHz
LTE-FDD B8, EGSM900	880–915	925–960	MHz
LTE-FDD B12	699–716	729–746	MHz



LTE-FDD B13	777–787	746–756	MHz
LTE-FDD B14 1)	788–798	758–768	MHz
LTE-FDD B18	815–830	860–875	MHz
LTE-FDD B19	830–845	875–890	MHz
LTE-FDD B20	832–862	791–821	MHz
LTE-FDD B25	1850–1915	1930–1995	MHz
LTE-FDD B26	814–849	859–894	MHz
LTE-FDD B27 1)	807–824	852–869	MHz
LTE-FDD B28	703–748	758–803	MHz
LTE-FDD B31 3)	452.5–457.5	462.5–467.5	MHz
LTE-FDD B66	1710–1780	2110–2180	MHz
LTE-FDD B71 <sup>2)</sup>	663–698	617–652	MHz
LTE-FDD B72 3)	451–456	461–466	MHz
LTE-FDD B73 3)	450–455	460–465	MHz
LTE-FDD B85	698–716	728–746	MHz

# **NOTES**

- 1. 1) LTE-FDD B14 and B27 are supported by Cat M1 only.
- 2. 2) LTE-FDD B71 is supported by Cat NB2 only.
- 3. <sup>3)</sup> LTE-FDD B31, B72 and B73 are supported by BG95-M4 only.
- 4. "\*" means under development.

# 5.1.3. Reference Design of Main Antenna Interface

A reference design of main antenna interface is shown as below. It is recommended to reserve a  $\pi$ -type matching circuit for better RF performance, and the  $\pi$ -type matching components (R1/C1/C2) should be placed as close to the antenna as possible. The capacitors are not mounted by default.






Figure 25: Reference Design of Main Antenna Interface

# 5.1.4. Reference Design of RF Layout

For users' PCB, the characteristic impedance of all RF traces should be controlled to 50  $\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the clearance between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.




Figure 26: Microstrip Design on a 2-layer PCB






Figure 27: Coplanar Waveguide Design on a 2-layer PCB




Figure 28: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)




Figure 29: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)



In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to  $50 \Omega$ .
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible, and all the right-angle traces should be changed to curved ones.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times as wide as RF signal traces (2 x W).

For more details about RF layout, please refer to document [4].

#### 5.2. GNSS Antenna Interface

The following tables show the pin definition and frequency specification of GNSS antenna interface.

Table 33: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	49	Al	GNSS antenna interface	50 Ω impedance

**Table 34: GNSS Frequency** 

Туре	Frequency	Unit
GPS	1575.42 ±1.023	MHz
GLONASS	1597.5–1605.8	MHz
Galileo	1575.42 ±2.046	MHz
BeiDou	1561.098 ±2.046	MHz
QZSS	1575.42 ±1.023	MHz



A reference design of GNSS antenna interface is shown as below.




Figure 30: Reference Circuit of GNSS Antenna Interface

# **NOTES**

- 1. An external LDO can be selected to supply power according to the active antenna requirement.
- 2. If the module is designed with a passive antenna, then the VDD circuit is not needed.

# 5.3. Antenna Installation

# 5.3.1. Antenna Requirements

The following table shows the requirements on main antenna and GNSS antenna.

**Table 35: Antenna Requirements** 

Antenna Type	Requirements
	Frequency range: 1559–1609 MHz
	Polarization: RHCP or linear
	VSWR: < 2 (Typ.)
GNSS 1)	Passive antenna gain: > 0 dBi
	Active antenna noise figure: < 1.5 dB
	Active antenna gain: > 0 dBi
	Active antenna embedded LNA gain: < 17 dB
LTE/OCM	VSWR: ≤ 2
LTE/GSM	Efficiency: > 30%



Max Input Power: 50 W Input Impedance: 50  $\Omega$  Cable Insertion Loss: < 1 dB

(LTE B5/B8/B12/B13/B14/B18/B19/B20/B26/B27/B28/B71/B72/B73/B85,

GSM850/EGSM900)

Cable Insertion Loss: < 1.5 dB

(LTE B1/B2/B3/B4/B25/B66, DCS1800/PCS1900)

# **NOTE**

<sup>1)</sup> It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

#### 5.3.2. Recommended RF Connector for Antenna Installation

If RF connector is used for antenna connection, it is recommended to use U.FL-R-SMT connectors provided by *HIROSE*.




Figure 31: Dimensions of the U.FL-R-SMT Connector (Unit: mm)



U.FL-LP serial connectors listed in the following figure can be used to match the U.FL-R-SMT.

	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
Part No.	3	£ 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	87 3.4 97	87	£ 5 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxial cable	Dia. 1.13mm and Dia. 1.32mm Coaxial cable	Dia. 0.81mm Coaxial cable	Dia. 1mm Coaxial cable	Dia. 1.37mm Coaxial cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS			YES		_

Figure 32: Mechanicals of U.FL-LP Connectors

The following figure describes the space factor of mated connector.




Figure 33: Space Factor of Mated Connector (Unit: mm)

For more details, please visit <a href="http://www.hirose.com/">http://www.hirose.com/</a>.



# **6** Electrical, Reliability and Radio Characteristics

# **6.1. Absolute Maximum Ratings**

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 36: Absolute Maximum Ratings** 

Parameter	Min.	Max.	Unit
VBAT_BB	-0.5	6.0	V
VBAT_RF	-0.3	6.0	V
USB_VBUS	-0.3	5.5	V
Voltage at Digital Pins	-0.3	2.09	V

# 6.2. Power Supply Ratings

**Table 37: Power Supply Ratings** 

Parameter	Description	Conditions	Module	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB/	The actual input voltages must be kept between the minimum	BG95-M1/ BG95-M2/ BG95-N1	2.6	3.3	4.8	V
	VBAT_RF	and the maximum values.	BG95-M3/ BG95-M5	3.3	3.8	4.3	V



		BG95-M4	3.8		V
Peak supply current (during transmission slot)	Maximum power control level on EGSM900	BG95-M3/ BG95-M5	1.8	2.0	А
		BG95-M1/			
		BG95-M2/			
LICD detection		BG95-M3/	F 0		\/
USB detection		BG95-N1/	5.0		V
		BG95-M4/			
		BG95-M5			
	current (during	current (during control level on transmission slot) EGSM900	Peak supply current (during control level on transmission slot) EGSM900  BG95-M5  BG95-M1/ BG95-M2/ BG95-M3/ BG95-N1/ BG95-N1/ BG95-N1/	Peak supply current (during transmission slot)         Maximum power control level on EGSM900         BG95-M3/ BG95-M1/ BG95-M2/ BG95-M3/ BG95-N1/ BG95-N1/ BG95-N1/ BG95-M4/         1.8	Peak supply current (during control level on transmission slot) EGSM900  BG95-M5  BG95-M1/ BG95-M2/ BG95-M3/ BG95-M1/ BG95-N1/ BG95-N1/ BG95-M4/

# 6.3. Operation and Storage Temperatures

The operation and storage temperatures of the module are listed in the following table.

**Table 38: Operation and Storage Temperatures** 

Parameter	Min.	Тур.	Max.	Unit
Operation Temperature Range 1)	-35	+25	+75	°C
Extended Temperature Range <sup>2)</sup>	-40		+85	°C
Storage Temperature Range	-40		+90	°C

# **NOTES**

- 1. 1) Within operation temperature range, the module is 3GPP compliant.
- 2. <sup>2)</sup> Within extended temperature range, the module remains the ability to establish and maintain functions such as SMS and data transmission, without any unrecoverable malfunction. Radio spectrum and radio network will not be influenced, while one or more specifications, such as Pout, may exceed the specified tolerances of 3GPP. When the temperature returns to the normal operation temperature levels, the module will meet 3GPP specifications again.

# 6.4. Current Consumption

The following table shows current consumption of BG95.



**Table 39: BG95-M3 Current Consumption** 

Description	Conditions	Average	Max.	Unit
Leakage 1)	Power-off @ USB and UART disconnected	14.5	-	μΑ
PSM <sup>2)</sup>	Power Saving Mode	3.9	-	μA
Rock Bottom	AT+CFUN=0 @ Sleep mode	0.7	-	mA
	LTE Cat M1 DRX = 1.28 s @ Paging = 24 ms	1.65	106	mA
Sleep Mode	LTE Cat NB1 DRX = 1.28 s @ Paging = 24 ms	1.56	80	mA
(USB disconnected)	LTE Cat M1 e-I-DRX = 81.92 s @ PTW = 20.48 s, DRX = 2.56 s	0.85	- - - 106	mA
	LTE Cat NB1 e-I-DRX = 81.92 s @ PTW = 20.48 s, DRX = 2.56 s	TW = 20.48 s, DRX = 2.56 s  Cat NB1  DRX = 81.92 s  TW = 20.48 s, DRX = 2.56 s  d 1 @ 21.03 dBm  186  412  d 2 @ 21.13 dBm  187  402  d 3 @ 21.42 dBm  184  403  d 4 @ 21.27 dBm  182  387	85	mA
LTE Cat M1 data transfer (GNSS OFF)	Band 1 @ 21.03 dBm	186	412	mA
	Band 2 @ 21.13 dBm	187	402	mA
	Band 3 @ 21.42 dBm	184	403	mA
	Band 4 @ 21.27 dBm	182	387	mA
	Band 5 @ 21.22 dBm	192	422	mA
	Band 8 @ 21.11 dBm	14.5 - μA 3.9 - μA 0.7 - mA 1.65 106 mA 1.56 80 mA 0.85 117 mA  0.81 85 mA 186 412 mA 187 402 mA 184 403 mA 182 387 mA 192 422 mA 190 413 mA 191 430 mA 192 425 mA 193 434 mA 191 430 mA 192 429 mA 192 429 mA 186 416 mA 1BD TBD mA		
LTF Cat M1 data	Band 12 @ 20.98 dBm	185	412	mA
transfer	Band 13 @ 21.05 dBm	199	450	mA
(GNSS OFF)	Band 14 @ 20.43 dBm	0.81 85 mA  186 412 mA  187 402 mA  184 403 mA  182 387 mA  192 422 mA  190 413 mA  185 412 mA  199 450 mA  192 425 mA  193 434 mA		
	Band 18 @ 21.05 dBm	193	434	mA
	Band 19 @ 20.9 dBm	191	430	mA
	Band 20 @ 20.94 dBm	192	429	mA
	Band 25 @ 20.09 dBm	186	416	mA
	Band 26 @ TBD	TBD	TBD	mA
	Band 27 @ 21.12 dBm	193	437	mA



	Band 28A @ 20.99 dBm	188	431	mA
	Band 28B @ 20.97 dBm	190	425	mA
	Band 66 @ 20.95 dBm	181	382	mA
	Band 85 @ 21.06 dBm	185	405	mA
	Band 1 @ 21.19 dBm	149	373	mA
	Band 2 @ 21.43 dBm	151	384	mA
	Band 3 @ 21.4 dBm	144	360	mA
	Band 4 @ 21.48 dBm	145	364	mA
	Band 5 @ 21.54 dBm	165	423	mA
	Band 8 @ 21.13 dBm	155	399	mA
	Band 12 @ 21.43 dBm	150	385	mA
LTE Cat NB1	Band 13 @ 21.62 dBm	172	442	mA
data transfer	Band 18 @ 21.5 dBm	164	427	mA
(GNSS OFF)	Band 19 @ 21.48 dBm	164	431	mA
	Band 20 @ 21.55 dBm	165	423	mA
	Band 25 @ 21.61 dBm	153	389	mA
	Band 26 @ TBD	TBD	TBD	mA
	Band 28 @ 21.45 dBm	158	410	mA
	Band 66 @ 21.5 dBm	145	376	mA
	Band 71 @ 20.71 dBm	132	329	mA
	Band 85 @ 21.82 dBm	154	395	mA
	GPRS GSM850 4UL/1DL @ 28 dBm	518	1054	mA
GPRS data	GPRS GSM900 4UL/1DL @ 28 dBm	528	1081	mA
transfer (GNSS OFF)	GPRS DCS1800 4UL/1DL @ 25 dBm	375	725	mA
	GPRS PCS1900 4UL/1DL @ 25 dBm	387	750	mA
EDGE data	EDGE GSM850 4UL/1DL @ 23 dBm	511	1194	mA
transfer (GNSS OFF)	EDGE GSM900 4UL/1DL @ 21 dBm	507	1161	mA



EDGE DCS1800 4UL/1DL @ 21 dBm	423	857	mA
EDGE PCS1900 4UL/1DL @ 21 dBm	426	887	mA

# **NOTES**

- 1. ¹) The current consumption in PSM is much lower than that in power off mode, and this is because of the following two designs:
  - More internal power supplies are powered off in PSM.
  - Also the internal clock frequency is reduced in PSM.
- 2. 2) The module's USB and UART are disconnected and GSM network does not support PSM.

**Table 40: GNSS Current Consumption** 

Description	Conditions	Тур.	Unit
Searching (AT+CFUN=0)	Cold start @ Instrument	71	mA
	Cold start @ Real network with half sky, Active Antenna	71	mA
Tracking (AT+CFUN=0)	Instrument Environment @ DPO off	56	mA
	Instrument Environment @ DPO on	21	mA
	Half Sky @ Real network, Active Antenna, DPO off	56	mA

# 6.5. RF Output Power

The following table shows the RF output power of BG95.

Table 41: BG95 RF Output Power

Frequency	Max.	Min.
LTE-FDD B1/B2/B3/B4/B5/B8/B12/B13/B14 <sup>1)</sup> /B18/B19/B20/B25/B26/B27 <sup>1)</sup> /B31 <sup>3)</sup> /B28/B66/B71 <sup>2)</sup> / B72 <sup>3)</sup> /B73 <sup>3)</sup> /B85	21 dBm +1.7/-3 dB	< -39 dBm
GSM850/EGSM900	33 dBm ±2 dB	5 dBm ±5 dB
DCS1800/PCS1900	30 dBm ±2 dB	0 dBm ±5 dB



GSM850/EGSM900 (8-PSK)	27 dBm ±3 dB	5 dBm ±5 dB
DCS1800/PCS1900 (8-PSK)	26 dBm ±3 dB	0 dBm ±5 dB

# **NOTES**

- 1. 1) LTE-FDD B14 and B27 are supported by Cat M1 only.
- 2. <sup>2)</sup> LTE-FDD B71 is supported by Cat NB2 only.
- 3. <sup>3)</sup> LTE-FDD B31, B72 and B73 are supported by BG95-M4 only.

# 6.6. RF Receiving Sensitivity

The following table shows the conducted RF receiving sensitivity of BG95.

Table 42: Conducted RF Receiving Sensitivity of BG95-M1

Network	Pand	Drimary	Divorcity	Sensitivity (dBm)	
Network	Dariu	Primary	Diversity	Cat M1/3GPP	Cat NB2
	LTE-FDD B1			-108/-102.3	
	LTE-FDD B2			-108.4/-100.3	
	LTE-FDD B3			-108.4/-99.3	Not
LTE	LTE-FDD B4	Supported	-10	-108/-102.3	
	LTE-FDD B5			-107.6/-100.8	
	LTE-FDD B8			-108/-99.8	
	LTE-FDD B12		Supported	-108.6/-99.3	Supported
	LTE-FDD B13			-107/-99.3	
	LTE-FDD B14		-108.4/-99.3		
	LTE-FDD B18			-108/-102.3	
	LTE-FDD B19			-108/-102.3	
	LTE-FDD B20	_		-108/-99.8	



LTE-FDD B25	-108.2/-100.3
LTE-FDD B26	-108.2/-100.3
LTE-FDD B27	-108.4-100.8
LTE-FDD B28	-106.8/-100.8
LTE-FDD B66	-107.8/-101.8
LTE-FDD B71	Not Supported
LTE-FDD B85	-108.4/-99.3

Table 43: Conducted RF Receiving Sensitivity of BG95-M2

Network	Dand	Drimory	Divorcity	Sensitivity ( dBm)	
Network	band	Primary	Diversity	Cat M1/3GPP	Cat NB2 1)/3GPP
	LTE-FDD B1	_	-	-107/-102.3	-114/-107.5
	LTE-FDD B2	_		-107/-100.3	-116/-107.5
	LTE-FDD B3	Supported		-107/-99.3	-113/-107.5
	LTE-FDD B4			-107/-102.3	-114/-107.5
	LTE-FDD B5		-	-107/-100.8	-115/-107.5
	LTE-FDD B8		Not	-107/-99.8	-113/-107.5
LTE	LTE-FDD B12		Supported	-107/-99.3	-116/-107.5
	LTE-FDD B13			-107/-99.3	-114/-107.5
	LTE-FDD B14			-107/-99.3	Not Supported
	LTE-FDD B18			-107/-102.3	-116/-107.5
	LTE-FDD B19			-107/-102.3	-116/-107.5
	LTE-FDD B20			-107/-99.8	-115/-107.5



LTE-FDD B25	-107/-100.3	-115/-107.5
LTE-FDD B26	-107/-100.3	-115/-107.5
LTE-FDD B27	-107/-100.8	Not Supported
LTE-FDD B28	-107/-100.8	-115/-107.5
LTE-FDD B66	-107/-101.8	-115/-107.5
LTE-FDD B71	Not Supported	-115/-107.5
LTE-FDD B85	-107/-99.3	-115/-107.5

Table 44: Conducted RF Receiving Sensitivity of BG95-M3

Network	Rand	Primary Diversity	Sensitivity ( dBm)		
Network	Dallu Fi		Cat M1/3GPP	Cat NB2 1)/3GPP	
	LTE-FDD B1		Not Supported	-104.7/-102.3	-113/-107.5
	LTE-FDD B2	_		-105/-100.3	-114/-107.5
	LTE-FDD B3	Supported		-104.2/-99.3	-114/-107.5
	LTE-FDD B4			-104.7/-102.3	-114/-107.5
	LTE-FDD B5			-104.2/-100.8	-115/-107.5
	LTE-FDD B8			-104.2/-99.8	-114/-107.5
LTE	LTE-FDD B12			-104.7/-99.3	-115/-107.5
	LTE-FDD B13			-104.7/-99.3	-115/-107.5
	LTE-FDD B14			-104.4/-99.3	Not Supported
	LTE-FDD B18			-104.4/-102.3	-115/-107.5
	LTE-FDD B19	_		-104.4/-102.3	-115/-107.5
	LTE-FDD B20	-		-104.2/-99.8	-114/-107.5
	LTE-FDD B25	-		-104.4/-100.3	-114/-107.5



	LTE-FDD B26	-104.4/-100.3	-115/-107.5
	LTE-FDD B27	-104.4/-100.8	Not Supported
-	LTE-FDD B28	-103.7/-100.8	-115/-107.5
	LTE-FDD B66	-104.1/-101.8	-114/-107.5
	LTE-FDD B71	Not Supported	-115/-107.5
-	LTE-FDD B85	-104.1/-99.3	-115/-107.5

Network	Band Pri	Drimary	Primary Diversity	Sensitivity ( dBm)
Network		Filliary		GSM/3GPP
GSM	GSM850/EGSM900	Cupported	Supported Not	-107/-102
	DCS1800/PCS1900	Supported		-107/-102

#### **NOTES**

- 1. 1) LTE Cat NB2 receiving sensitivity without repetitions.
- 2. "\*" means under development.

#### 6.7. Electrostatic Discharge

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the electrostatic discharge characteristics of BG95.

Table 45: Electrostatic Discharge Characteristics (25 °C, 45% Relative Humidity)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VBAT, GND	± 10	± 12	kV
Main/GNSS Antenna Interfaces	± 5	± 5	kV



### 7 Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ±0.05 mm unless otherwise specified.

#### 7.1. Top and Side Dimensions




Figure 34: Module Top and Side Dimensions






Figure 35: Module Bottom Dimensions (Bottom View)



#### 7.2. Recommended Footprint




Figure 36: Recommended Footprint (Top View)

#### **NOTES**

- 1. For easy maintenance of the module, please keep about 3 mm between the module and other components on the motherboard.
- 2. All RESERVED pins must be kept open.
- 3. For stencil design requirements of the module, please refer to document [5].



#### 7.3. Top and Bottom Views



Figure 37: Top View of the Module




Figure 38: Bottom View of the Module

#### **NOTE**

These are renderings of BG95 module. For authentic appearance, please refer to the module that you receive from Quectel.



# 8 Storage, Manufacturing and Packaging

#### 8.1. Storage

BG95 is stored in a vacuum-sealed bag. It is rated at MSL 3, and its storage restrictions are listed below.

- 1. Shelf life in the vacuum-sealed bag: 12 months at < 40 °C/90% RH.
- 2. After the vacuum-sealed bag is opened, devices that will be subjected to reflow soldering or other high temperature processes must be:
  - Mounted within 168 hours at the factory environment of ≤ 30 °C/60% RH.
  - Stored at < 10% RH.</li>
- 3. Devices require baking before mounting, if any circumstance below occurs.
  - When the ambient temperature is 23 ±5 °C and the humidity indication card shows the humidity is > 10% before opening the vacuum-sealed bag.
  - Device mounting cannot be finished within 168 hours at factory conditions of ≤ 30 °C/60% RH.
- 4. If baking is required, devices may be baked for 8 hours at 120 ±5 °C.

#### **NOTE**

As the plastic package cannot be subjected to high temperature, it should be removed from devices before high temperature (120 °C) baking. If shorter baking time is desired, please refer to *IPC/JEDECJ-STD-033* for baking procedure.



#### 8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. The force on the squeegee should be adjusted properly so as to produce a clean stencil surface on a single pass. To ensure the module soldering quality, the thickness of stencil for the module is recommended to be 0.13–0.15 mm. For more details, please refer to **document [5]**.

It is suggested that the peak reflow temperature is 238–245 °C, and the absolute maximum reflow temperature is 245 °C. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 39: Recommended Reflow Soldering Thermal Profile

**Table 46: Recommended Thermal Profile Parameters** 

Factor	Recommendation
Soak Zone	
Max slope	1 to 3 °C/sec
Soak time (between A and B: 150 °C and 200 °C)	60 to 120 sec



Reflow Zone	
Max slope	2 to 3 °C/sec
Reflow time (D: over 220 °C)	40 to 60 sec
Max temperature	238 to 245 °C
Cooling down slope	1 to 4 °C/sec
Reflow Cycle	
Max reflow cycle	1

#### 8.3. Packaging

BG95 is packaged in a vacuum-sealed bag which is ESD protected. The bag should not be opened until the devices are ready to be soldered onto the application.

The reel is 330 mm in diameter and each reel contains 250 modules. The following figures show the packaging details, measured in millimeter (mm).




Figure 40: Tape Dimensions






Figure 41: Reel Dimensions

**Table 47: Packaging Specifications of BG95** 

MOQ for MP	Minimum Package: 250	Minimum Package × 4 = 1000
	Size: 370 mm × 350 mm × 56 mm	Size: 380 mm × 250 mm × 365 mm
250	N.W: 0.61 kg	N.W: 2.45 kg
	G.W: 1.35 kg	G.W: 6.28 kg



## 9 Appendix A References

#### **Table 48: Related Documents**

SN	Document Name	Remark
[1]	Quectel_UMTS&LTE_EVB_User_Guide	UMTS&LTE EVB User Guide
[2]	Quectel_BG95&BG77_AT_Commands_Manual	BG95/BG77 AT Commands Manual
[3]	Quectel_BG95&BG77_GNSS_Application_Note	BG95/BG77 GNSS Application Note
[4]	Quectel_RF_Layout_Application_Note	RF Layout Application Note
[5]	Quectel_Module_Secondary_SMT_User_Guide	Module Secondary SMT User Guide

#### **Table 49: Terms and Abbreviations**

Abbreviation	Description
AMR	Adaptive Multi-rate
bps	Bits Per Second
CHAP	Challenge Handshake Authentication Protocol
CS	Coding Scheme
CTS	Clear To Send
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
e-I-DRX	Extended Idle Mode Discontinuous Reception
EPC	Evolved Packet Core



ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
FR	Full Rate
GMSK	Gaussian Minimum Shift Keying
GSM	Global System for Mobile Communications
HSS	Home Subscriber Server
I/O	Input/Output
Inorm	Normal Current
LED	Light Emitting Diode
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MO	Mobile Originated
MS	Mobile Station (GSM engine)
MT	Mobile Terminated
PAP	Password Authentication Protocol
PCB	Printed Circuit Board
PDU	Protocol Data Unit
PPP	Point-to-Point Protocol
PSM	Power Saving Mode
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SISO	Single Input Single Output
SMS	Short Message Service
TDD	Time Division Duplexing



TX	Transmitting Direction
UL	Uplink
UE	User Equipment
URC	Unsolicited Result Code
(U)SIM	(Universal) Subscriber Identity Module
Vmax	Maximum Voltage Value
Vnorm	Normal Voltage Value
Vmin	Minimum Voltage Value
V <sub>IH</sub> max	Maximum Input High Level Voltage Value
V <sub>IH</sub> min	Minimum Input High Level Voltage Value
V <sub>IL</sub> max	Maximum Input Low Level Voltage Value
V <sub>IL</sub> min	Minimum Input Low Level Voltage Value
V <sub>I</sub> max	Absolute Maximum Input Voltage Value
V <sub>I</sub> min	Absolute Minimum Input Voltage Value
V <sub>OH</sub> max	Maximum Output High Level Voltage Value
V <sub>OH</sub> min	Minimum Output High Level Voltage Value
V <sub>OL</sub> max	Maximum Output Low Level Voltage Value
V <sub>OL</sub> min	Minimum Output Low Level Voltage Value
VSWR	Voltage Standing Wave Ratio



# 10 Appendix B GPRS Coding Schemes

**Table 50: Description of Different Coding Schemes** 

Scheme	CS-1	CS-2	CS-3	CS-4
Code Rate	1/2	2/3	3/4	1
USF	3	3	3	3
Pre-coded USF	3	6	6	12
Radio Block excl.USF and BCS	181	268	312	428
BCS	40	16	16	16
Tail	4	4	4	-
Coded Bits	456	588	676	456
Punctured Bits	0	132	220	-
Data Rate Kb/s	9.05	13.4	15.6	21.4



## 11 Appendix C GPRS Multi-slot Classes

Twenty-nine classes of GPRS multi-slot modes are defined for MS in GPRS specification. Multi-slot classes are product dependent, and determine the maximum achievable data rates in both the uplink and downlink directions. Written as 3+1 or 2+2, the first number indicates the amount of downlink timeslots, while the second number indicates the amount of uplink timeslots. The active slots determine the total number of slots the GPRS device can use simultaneously for both uplink and downlink communications.

The description of different multi-slot classes is shown in the following table.

Table 51: GPRS Multi-slot Classes

Multislot Class	Downlink Slots	Uplink Slots	Active Slots
1	1	1	2
2	2	1	3
3	2	2	3
4	3	1	4
5	2	2	4
6	3	2	4
7	3	3	4
8	4	1	5
9	3	2	5
10	4	2	5
11	4	3	5
12	4	4	5
13	3	3	NA
14	4	4	NA



15	5	5	NA	
16	6	6	NA	
17	7	7	NA	
18	8	8	NA	
19	6	2	NA	
20	6	3	NA	
21	6	4	NA	
22	6	4	NA	
23	6	6	NA	
24	8	2	NA	
25	8	3	NA	
26	8	4	NA	
27	8	4	NA	
28	8	6	NA	
29	8	8	NA	
30	5	1	6	
31	5	2	6	
32	5	3	6	
33	5	4	6	



# 12 Appendix D EDGE Modulation and Coding Schemes

**Table 52: EDGE Modulation and Coding Schemes** 

Coding Schemes	Modulation	Coding Family	1 Timeslot	2 Timeslot	4 Timeslot
CS-1	GMSK	/	9.05 kbps	18.1 kbps	36.2 kbps
CS-2	GMSK	/	13.4 kbps	26.8 kbps	53.6 kbps
CS-3	GMSK	/	15.6 kbps	31.2 kbps	62.4 kbps
CS-4	GMSK	/	21.4 kbps	42.8 kbps	85.6 kbps
MCS-1	GMSK	С	8.80 kbps	17.60 kbps	35.20 kbps
MCS-2	GMSK	В	11.2 kbps	22.4 kbps	44.8 kbps
MCS-3	GMSK	A	14.8 kbps	29.6 kbps	59.2 kbps
MCS-4	GMSK	С	17.6 kbps	35.2 kbps	70.4 kbps
MCS-5	8-PSK	В	22.4 kbps	44.8 kbps	89.6 kbps
MCS-6	8-PSK	А	29.6 kbps	59.2 kbps	118.4 kbps
MCS-7	8-PSK	В	44.8 kbps	89.6 kbps	179.2 kbps
MCS-8	8-PSK	А	54.4 kbps	108.8 kbps	217.6 kbps
MCS-9	8-PSK	А	59.2 kbps	118.4 kbps	236.8 kbps